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ABSTRACT 
Recent advances in both digital hardware and digital 
signal theory have led to a rapid expansion in the importance 
and application of computer-aided measurement (CAM) techniques. 
Of these advances, the emergence of cheap microprocessor 
technology of sufficient processing power and speed to 
support some of the real-time signal-processing tasks 
encountered in CAM, is probably the single most important 
factor. 
The Roving Slave Processor (RSP) represents a novel 
extension to the field of CAM. The RSP is a basic hardware 
unit comprising, in its simplest form, a central processor, 
a memory system and a means' of input-output. By the use of 
a microprocessor, it is possible to reduce the size of the 
complete system to very small dimensions, i.e. to construct 
a portable computer. 
The unit is wholly dependent upon a master computer 
for the provision of all fundamental peripherals (e.g. 
teletype, reader-punch, etc.) and for all program preparation. 
To provide these facilities, a special purpose interface has 
been constructed. The RSP is, however, capable of disconnected 
operation and this is shown to lead to a very efficient and 
economical means by which to perform CAM operations. 
The design and development of two prototypes is 
described with particular attention being given to the 
choice of processor, the storage system and the link to the 
rnaster computer. Some consideration has also been given to 
the problem of how the RSPs should be programmed and a 
scheme based on a high-level calling system is detailed. 
Problems of reliability, both hardware and software, are 
also discussed. 
An application of the RSP technique in the very 
demanding field of real-time EEG analysis is described, 
l 
with particular attention given to the development of an 
automatic spike detector algorithm. The occurrence of spikes 
in the EEG signal is of particular clinical significance as 
it is indicative of the onset of an epileptic attack. Sharp-
waves, slow-waves and all other abnormal behaviour have been 
omitted from this study. 
A system, based on a filtered, first-order difference 
of the EEG signal has been developed and is described. Very-
encouraging results have been obtained, with a 95% success 
rate for the abnormal spikes occurring in a series of test 
records. 
Finally, techniques for the production of a miniature 
version of the RSP, which may be attached to and conveniently 
carried by a patient, are discussed. 
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Int roduct ion 
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.I 
The purpose of the work described in this thesis is 
two-fold. The initial phases are concerned with the 
theoretical constraints, design philosophy and development 
of a portable digital computer system, suitable for real-
time signal-processing applications. The latter phases are 
concerned with the use of these portable computers in the 
very.demanding field of real-time analysis of1abnormal 
electroencephalogram (EEG) signals. 
The portable computers, known as Roving Slave Processors 
(RSPs), are very basic hardware units that depend upon a 
master computer for the provision of all basic peripherals. 
In their simplest form they comprise a central processor, 
program and data store and a means of input-output. The RSPs 
receive their programs from the master computer and, once 
loaded, they may be disconnected and transported to some 
required site for operation. In this manner they can be 
made to fill a whole variety of roles by the provision of a 
suitable program. 
At the commencement of this project, microprocessors 
of sufficient speed and processing power, suitable for the 
RSP, were just becoming available. Two prototype devices, 
based on different microprocessors, have been developed and 
are described. One of these was eventually chosen as the 
vehicle for a study of the feasibility of providing the real-
time EEG analysis, chosen as a target processing task. The 
random, non-stationary nature of the EEG signal make it a 
very demanding test case for the portable systems and 
provides a useful guideline as to their signal-processing 
potential and power. 
The EEG case lS of particular interest, in that ever 
since Hans Berger [1] showed that the electrical activity of 
the brain could be monitored by electrodes placed on the 
scalp, attempts have been made to link this activity with 
the activity of the underlyiug brain. To this day, there is 
2 
still much conjecture as to the usefulness of this gross, 
averaged and distorted signal, as to whether it conveys any 
meaningful information or is merely an interesting phenomenon 
and nothing more [2]. 
Berger, however, was not only the first to demonstrate 
the EEG phenomenon in man but was also the first to discover 
that it was abnormal in epilepsey. This, combined with the 
work of Walter [3] who established that slowly varying 
voltages arose near the tissue surrounding brain tumours 
which could thus be detected via the EEG, gave electroenceph-
alography an air of respectability and led to its acceptance 
as a tool for clinical diagnosis. 
In order to test the RSP principle in this field it was 
desirable to chose one demanding application, so it lS in 
the detection of the abnormal activity occurring as a 
precursor to an epileptic attack that the main use of the 
RSPs has been directed. This abnormality usually manifests 
itself as high-frequency activity in the EEG and the eventual 
aim is to provide a means of detecting this activity as it 
occurs (i.e. in real-time). 
The two main themes of the research are closely related, 
though this may not at first sight be evident. A major 
consideration when the design of the portable computer was 
embarked upon was the hope that technology would eventually 
permit the construction of a pocket-size, portable computer, 
which may be attached to, and conveniently carried by, a 
patient. This would permit the continuous monitoring of that 
patient and provide a means of automatically detecting, for 
example, any abnormal activity of the brain under different 
environmental conditions. 
The thesis is divided into two volumes, with this 
volume, volume I, containing the main body of the research 
and volume II, technical details of the hardware and software 
developed. 
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During the past decade computer-aided measurement (CAM) 
has become a recognizable and well defined branch of applied 
science. As the name suggests, it involves the use of a 
computer to assist in the solution of a measurement problem. 
It often involves the computer in controlling and performing 
the whole measurement task. 
There are two main reasons for this rapid development 
to the present level of importance and applicability, one 
economic and the other technical necessity. The basic 
underlying economic factor is that the computer, by confining 
speciality to software, enables extensive use to be made of 
its capital intensive hardware; i.e. the hardware can be 
effectively reconfigured to perform a whole range of different 
operations i by the provision of a suitable program. This is 
not generally the case with specialized equipment, which 
tends to be designed for one specific application. 
The technical necessity behind the rapid developments 
~s simply that many of today's measurement problems are not 
soluble without the processing power offered by a computer. 
Major advances made in integrated circuit technology 
have had a dramatic impact on signal processing techniques 
and associated hardware, not only in the design, construction 
and processing pOvler of digital computers but also on such 
devices as digital-to-analogue (D-A) and analogue-to-digital 
(A-D) converters. These items are indispensable in interfacing 
with the real (time-continuous) world. A recent development 
which, 'it appears likely, will have a revolutionary effect 
on the field of digital signal-processing, and with it CAM 
~n general, is the introduction of the first single-chip 
microprocessors, in particular the more powerful sixteen-bit 
devices. 
A microprocessor incorporates all of the essential 
features of the central processing unit (epe) of a conventional 
co~puter, integrated onto a single silicon die and housed 
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in a single package. These new devices offer a sufficient 
operating speed, digital wordlength and computational power 
to make them suitable for many signal-processing applications. 
The rapid advances made in integrated circuit technology 
have led to a considerable reduction in the cost and physical 
dimensions of digital processors (Fig. 2.1) thus making 
them a viable proposition for many applications and has, 
further, brought them into range of many potential users. 
This cost versus power consideration adds considerable weight 
to the economic factors already discussed. 
Accompanying the recent hardware developments, and of 
equal importance, are rapid advances being made in digital 
signal-processing techniques and algorithms [4][5]. The most 
important of these is probably the rediscovery and subsequent 
development of the fast Fourier transform (FFT) algorit~~s 
[6]. Advances made in digital filter theory and techniques 
have also been responsible for the increasing use of digital 
rather than analogue equipment for signal processing. 
The development of digital techniques has not only 
brought about the simulation and replacement of analogue 
techniques, but has also led to entirely new theories and 
methods which exploit the discrete nature of the data and 
have no counterpart in the older theories. The combination 
of these theories and techniques ,,,ith the processing power 
of modern computing devices is providing the experimenter 
with unprecedented signal-processing capabilities. 
A brief review of the application of this new found 
capability to the problem of real-time analyses of the 
electrical activity of the brain will now be presented. 
An enormous amount of effort has been expended in 
random signal analysis techniques for application to EEG 
resulting in many papers on computerized pattern recognition 
(or feature ext:-,'::ction) schemes [71[R1. Of these~ most ayC' 
l.J;1-t"'3.1-time analvses of pre-recoreded 
~. 
~----- . 
Fi gure 2 . 1 The F100L - a complete c entral process ing unit 
integr a ted onto a s ingle silicon chip 
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and are thus of little direct relevance to the current project, 
except where the algorithms may be modified to produce a 
real-time solution. From the papers concerned with real-time 
EEG analysis, none could be found which utilized a micro-
processor as the basic processing element, and so it has 
been assumed that none exists. Indeed there is very little 
published work in any branch of signal-processing concerning 
the use of microprocessors. The papers to be reviewed have-
been selected with an emphasis placed on schemes which offer 
the potential for possible modification and implementation 
on a microprocessor based system. 
Special purpose hardware systems have been built for 
automatic spike detection (the high-frequency abnormality 
referred to in Chapter 1) that employ the second derivative 
and spike width as the criteria for detection (9][lO] • Carrie 
used a hybrid computer for spike detection working on both 
the orignal EEG signal and its second derivative [11]. A 
quantitative comparison was made between values from consec-
utive EEG waves and a moving average. An output was generated 
when the ratio of the input sample to the moving average 
exceeded a preset limit. Carrie reported that use of the second 
derivative gave better results than the first derivative. 
Smith [l2] used a technique of modelling the waveform 
to be recognized. The model adopted was a triangle to classify 
the three essential features of an abnormal spike:-
i) a relatively large and smooth slope followed by a 
similar slope of opposite polarity 
ii) a sharp apex 
iii) a definable base of 20 - 80ms. 
These parameters were all adjusted to give the optimum 
correlation between the processed results and those of 
trained EEG readers. The detection criteria thus defined 
were applied to the filtered first derivative of the EEG 
waveform. A success rate of 85% was reported for the records 
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analysed with this technique, the predominant cause of false 
alarms being muscle artifact (which'satisfied the spike 
model) . 
Various methods of performing a direct filtering 
operation on the original data have been implemented. One 
such method was that of matched filtering [13]. For this, a 
non-recursive filter whose pulse response is the required 
signal in reverse form is used. Reasonable results can be 
obtained by the use of this method but it suffers from a 
high false alarm and 'miss' rate because many different spike 
waveforms may occur, each requiring a different matched 
filter. 
Another approach is the use of a bandpass filter centred 
around the spike frequency. Stevens et al [14] describe such 
a system which utilizes a 6 - 10Hz bandpass filter, a slope 
recognition unit and a voltage trigger. The parameters were 
preset for each subject on an empirical basis, which appears 
to be its major disadvantage. The method was used to carry 
out an automatic analysis, on recorded data, of spikes 
occurring in 24hr. epochs. The performance of the system, 
to quote the authors, ' ... suffered from arbitary errors ... 
but is likely to be more consistent than intuitive recog-
nition by the electroencephalographer' (i.e. the system does 
not appear to be a very sound means of automatic recognition). 
A long term analyser has also been developed by Gergely 
and Paul [15] which enables a short length of record preceeding 
and following a spike-and-wave discharge to be recorded. 
This leads to a considerable condensation of the data 
collected during a long term analysis, by removing the 
substantial lengths of record between the features of interest. 
The device operates on all sixteen channels of a conventional 
EEG recording simultaneously, but trigger levels can be set 
separately for each channel. The system is currently under-
going evaluation and no results are as yet available. 
9 
Various studies have been conducted involving the fast 
Fourier transform (FFT) since the orignal work of Grass and 
Gibbs [16]. These are concerned more with an analysis of the 
frequency components of the complete waveform rather than 
for the detection of specific features. As a result they 
were considered to be an unsuitable method for the purposes 
of detecting spike activity. A further consideration against 
the Fourier methods is that of computational requirements 
and the effect this would have on the real-time bandwidth 
of any system using them as a means of analysis. 
An evaluation of many of the methods discussed in this 
chapter is given in Chapter 5, where the nature of the EEG 
signal in general and the abnormal activity under investig-
ation in particular, are considered in far greater detail. 
10 
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Any computer installation engaged in computer-aided 
measurement will almost certainly experience periods of 
inefficient usage. The extent of this inefficiency will be 
directly related to the proportion of time during which the 
computer performs real-time signal-processing measurements. 
This appears to be a contradictory state of affairs, 
after all if the purpose of the computer is to assist in 
measurement tasks any increase in this demand should lead, ~ 
automatically, to an increase in the efficiency of use. 
However, a closer inspection of a number of typical CAM 
problems indicates that this assumption may not always be 
correct. In general, three distinct phases may be identified:-
i) preparation 
ii) measurement 
iii) post mortem. 
A consideration of the computational requirements of these 
phases reveals that phase (ii) is very different in nature 
from phases (i) and (iii). 
The preparation phase is the period during which the 
measurement problem is analysed and the programs, necessary 
for its solution, written and tested. This will normally 
require the use of many of the system resources, both 
peripherals and system software. 
The measurement phase consists of using the programs 
prepared in phase (i) to carry out the prescribed measurement. 
This will not, in general, require any of the system resources 
other than the central processing unit (CPU) itself and a 
few signal-processing peripherals (e.g. analogue-to-digital 
and digital-to-analogue converters, real-time clock, etc.). 
The final phase, post mortem, is an optional phase and 
the usual activity here lS further analysis of the results 
obtained in phase (ii), for display in some suitable format, 
for example. This, again, will ,require many of the system 
resources used for phase (i). 
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As can be seen, phase (ii) requires none of the system 
resources required by the other two and it is as a consequence 
of this difference that the computer system can be put to 
very inefficient use. The situation is further aggravated 
by the fact that much, or all, of the measurement phase may 
involve real-time processing, usually with full occupancy 
I 
of the CPU. 
It is worthwhile defining the term real-time, at this ~ 
stage, as it has been the author's experience that the term 
suffers from a 'Humpty Dumpty' type of definition in that it 
means whatever the user wants it to mean! By real-time, the 
author is implying that the interaction between input and 
output of the computer is such that a minimum processing 
speed exists, below which there is an essent i.al bn;akdown 
in the intended sequence of operation. 
This should not be confused with on-line for which 
there is usually no such lower limit, other than the artifice 
of time-out circuits, which may be included on some periph-
erals, and the patience of ,the user. Real-time ~s a special 
class o~ on-line operation. All three phases of the typical 
CAM exercise discussed involve on-line processing but only 
phase (ii) will involve any real-time demands. Phases (i) 
and (iii) may be conducted quite conveniently under multi-
user, time-sharing conditions, but the processes involved 
in phase (ii) may be so time dependent that the entire 
processing power of the CPU must be devoted to the execution 
of the measurement program. As a result, all of the expensive 
peripherals will stand idle until the measurement is comp-
leted. Obviously, phase (ii) makes very inefficient use of 
the computer installation and as the real-time load ~s 
increased so the efficiency of use will decrease. 
One possible solution to this problem is ~he inclusion 
of a front-end or pre-processor. These usually comprise a 
minicomputer, special hardware or, more recently, a micro-
13 
processor system. The normal relationship between the pre-
processor and the main processor is some form of hierarchy 
with the main processor acting as master and the pre-processor 
its slave. The connection of the on-line experiment is now 
modified from the simple layout of Figure 3.1 to that sho~~ 
in Figure 3.2. The slave processor can now be delegated 
various operations concerned with the real-time measurement 
task only requesting attention from the main computer when, 
absolutely necessary. 
This can ease the load on the main processor considerably, 
leaving it free to perform other tasks betw€en interruptions 
from the experiment. The number of interruptions received 
by the main processor during the course of a measurement 
will depend upon the nature of the measurement and the 
computational power of the slave processor. If a minicomputer 
is used it should be able to act in almost total autonomy, 
once loaded with its program from the main processor. An 
interrupt need only be requested upon completion of the 
assigned task or if, for example, a block of data is to be 
transferred to the main backing store (e.g. disc). In contrast, 
if the slave falls in the special hardware category it may 
be very basic and will demand attention from the main 
processor for all but very simple operations; e.g. the slave 
may be a simple level detector which causes an interrupt to 
the main processor every time the input rises above a pre-
defined threshold level. The main computer would then take 
over and perform the required analysis on the input waveform 
returning control back to the slave upon completion, to 
await the next interrupt. The microprocessor based solution 
falls between these two extremes and its power is a direct 
function of the power and complexity of the microprocessor 
and associated system. 
Various pre-processors have been interfaced to the 
Department's cODputer by past research students, the most 
14 
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Figure 3.2 Hierarchical method of on-line connection. 
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important of these being the Pulse Height Analyser (17] and 
Transient Recorder (18]. It was during this work that another 
problem was becoming more prominent, and that was the 
physical immobility of the computer installation. There was 
a real need to be able to transport the power of the main 
computer to remote sites, and it was from this need that the 
idea of the Roving Slave Processor arose [19][20][21][22]. In 
this, the hierarchical system already outlined is taken a . 
stage further and the slave processor is made detachable. 
It is then free to be taken to the object under test rather 
than vice-versa, as is the normal case (see Figs. 3.3.a and 
3.3.b). 
The RSP is dependent upon the main computer for all 
program preparation and ?rovision of peripherals, as is any 
pre-processing device, but unlike the others once it has 
been loaded with a suitable program it Ls r::.a~)abI e of 
disconnected operation. 
Several important advantages accrue from an approach 
of this type, besides those already mentioned; a few of the 
more important \vill be considered briefly. 
Firstly, numerous RSPs may be serviced via a single 
link to the master, instead of each pre-processor requiring 
its o~m individual link which can involve important economic 
consequences. 
Individual users may have exclusive use of an RSP for 
considerable periods which can be of great importance as 
some measurements can involve many hours, or even days, of 
continuous monitoring. 
Certain important peripherals can be given a roving 
commission, e.g. the Transient Recorder [23] . 
Finally, and probably most important of all, is the 
fact that ~he RSP is, ln essence, a portable, software 
definable instrument. By the provision cf a su:tab12 progra~, 
t(.e user TLay define the RSP as a ~7~1.o1e range .~.; f.-' >~':'Tlt 
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Figure 3.3.b The RSP in on-line experiment control mode. 
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instruments to perform a variety of measurement and control 
operations. 
Clearly, the hardware unit devised to fulfil the role 
of the RSP must be of sufficient computational power to 
facilitate its useful application to a variety of measurement 
problems and also be of suitable dimensions to permit easy 
transportation, i.e. it must be portable rather than trans-
portable. Ideally, the final version will be a pocket-sized 
device. 
Of equal importance to the hardware considerations is 
the soft'\vare system necessary to exploit the RSPs. With 
the availability of these basic hardware units it is possible 
to describe an instrument as a concatenation of standard 
software blocks [24]. Ultimately, the usefulness and applic-
ability of the RSP technique will depend upon the organization 
of the software system and the ease with which it may be 
employed by operators from differing disciplines, not just 
computing experts. 
l 
4.1 Introduction 
The design constraints laid down for the RSP in t~e 
previous chapter were that it C.ust be of sufficient comp-
utational power to permit its useful application to many 
signal-processing and cont~ol proble~s and that the complete 
system must be portable, easy to use (interface) and to 
program. The practical implications of these constraints 
will be considered in this chapter. 
, 
It is proposed tr~t a very basic hardware unit comprising, 
in its simplest form, a central processor (microprocessor), 
a program and data store and a means of input-output, fonn 
the basis of the RSP (Fig. 4.1). A configuration of this 
type offers the potential of producing a miniature device. 
Special hardware units may be added to the basic processing 
unit, as required, for specific applications (e.g. real-time 
clock, hard\vare multiply-divide, etc.). The basic unit, 
however, should be capable of performing many of its 
processing tasks alone, without the aid of these special 
add-on hardware units. 
Program and 
Data store 
'</ 
. - ': ._._---
~rocessor 
Input - Output 
C hanriel 
! 
'" 
.--' 7' 
, . 
',' 
10 
Figure 4.1 The basic RSP 
system. 
Three prototype stages were planned, the first to be a 
large rack-mounted system housed in a mobile unit. This 
system is the one used in the present research to evaluate 
the applicability and potential power of the RSP concept. 
The second prototype is to be a portable device of similar 
proportions to a modern oscilloscope and a final stage 
involves the construction of a miniature version, of about 
the size of a pocket calculator. 
4.2 Choice of Processor 
This is the most fundamental decision to be made, an 
incorrect decision at this stage could invalidate the whole 
project. The two major considerations are the choice between 
multichip (i.e. bit-slices) or single board microprocessors 
and single chip devices, and the wordlength required for the 
envisaged applications. 
The bit-slice approach appears attractive on first 
inspection since the wordlength can be tailored to suit the 
application as can the instruction set via microprogramming. 
Bit-slice and single board systems must, however, be rejected 
on size and weight grounds. Not only are the circuits involved 
bulky, but large supplies are also required to power them. 
Also, microprogramming is very expensive in man-hours, \\'hich 
would have posed serious problems. 
These constraints effectively limit the choice of 
microprocessor to a single chip device. Further, the 
processor eventually chosen must be of sufficient co~put-
ational power to fulfil the processing requirements outlined 
earlier (Chap. 2), on its own. If it becomes necessary to 
resort to a multiprocessor design to achieve the desired 
goals then a bit-slice or single board system may as well 
have been opted for from the outset, since the two sysl\:'T:~S 
will be of similar dimensions and will both involve s: i 'ar 
power supplv re~uirements. 
As an example, a dual processor design based on the 
FIOOL microprocessor is compared with the single board 
'Miproc t. system, in Figure 4.2. The elements shown in the 
dual FIOO system correspond to the processing unit repre-
sented by the single board Miproc. A hardware multiply-
divide chip has been included since Miproc has this facility 
and the memory and interface for th~ second processor must 
also be included since they are additions, necessarily 
introduced by the second processor. In both cases, the main 
memory and other system peripherals have been omitted and 
so, as far as possible, two like systems are being compared. 
As can be seen, the dual processor system does not 
appear very attractive when considered as a complete processing 
unit with all of its additional circuitry. With other 
single chip processors the situation would be somewhat worse, 
since the FIOO is geared to multiprocessor configurations. 
Not only is the multiprocessor system slower than a comparable 
single board system, of approximately the same board area 
and with similar power supply requirements, but it is also 
far more complicated to program. One of the design criteria 
for the RSP is that it must be easy to use and understand 
so that persons whose expertise does not lie in the comp-
uting field may utilize them (see Chap.3). The concept of 
a multiprocessor approach was favoured at the commence~ent 
of the proj ect [22J and is still the subj ect of much research, 
the main aim being to relieve possible input-output bottle-
necks. 
The original intention was to produce a dual processor 
system with the secondary processor responsible for all 
input-output operations. As has been shmm by Figure 4.2, 
this is not such an attractive system as was first anticipate1. 
The dual processor approach represents an elegant conceptual 
system but it is now the author's opinion that it is 
unsuitable for the RSP, particularly for the planned miniature 
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single-chip cicroprocessor systems. 
" -, , 
version. 
It is possible to reduce the total power requirement 
of the dual processor system given 1_n Figure 4.2 by the 
substitution of specially constructed circuits to replace 
some of the interface sets (e.g. the memory interface). 
This, suprisingly, does not involve any appreciable increase 
in the physical dimensions of the interface and can reduce 
power consumption quite appreciably. The major problem of ~ 
this approach, however, is the considerable amount of 
valuable research time which must be spent in development. 
These comments do not, however, rule out the use of 
secondary microprocessors as part of special processing 
units (SPUs), or peripheral control units (PCUs), the 
optional add-on hardware units discussed at the beginning of 
this chapter. Indeed, a microprocessor based solution will 
often represent the optimum choice for an SPU or PCU 
application. It should be re-emphasized, though, that these 
are optional add-on units, extra to the basic RSP. 
Before any comparisons are made between the available 
single chip microprocessors, it is necessary to determine 
the wordlength requirement. This will be specified by the 
most demanding application envisaged for the RSP. These will 
arise in real-time signal-processing applications. Of the 
real-time processing tasks, digital filtering is likely to 
present one of the most demanding computational problems, 
and was therefore used as a 'benchmark' to help determine 
wordlength requirements. The theoretical constraints imposed 
during the design phase have been subsequently borne-out by 
practical assessments on prototype devices ~5J . 
For most signal-processing applications an interface 
to the real world will be required, i.e. an analogue-to-
digital (A-D) converter. This will produce a quantized 
representation of the time-continuous input signal, the 
accuracy of which is deter-l1in::d ')y the number of different 
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discrete levels used to descibe the original waveform (see 
Chap.6). The difference, in amplitude, between adjacent 
quantization levels, and hence the number of points used 
to describe a given input level, is related to the number 
of binary digits available to describe each level. The number 
of bits used has a direct effect on the accuracy to which a 
given input level can be defined:-
number 
of bits 
4 
8 
10 
12 
14 
16 
number 
of levels 
16 
256 
1024 
4096 
16384 
65536 
% error 
6.25 
0.39 
0.098 
0.024 
0.006 
0.0015 
Clearly, ten bits would appear to be the optimum number 
of bits to use as it provides an accuracy of 1 part in 10 3 , 
which should be suitable for most instrumentational requ-
irements. However, eight-bit devices (A-D converters) are 
mo~e readily available and these offer an accuracy of 4 
parts in 10 3 , which was considered adequate for the present 
applications (see Chap.6). 
At this stage eight or sixteen-bit microprocessors 
appear equally acceptable. Problems start to occur for 
'eight-bit devices as soon as any processing is performed 
on the input data, however. For any input above half full-
scale (i.e. bit 7 set) ambiguities arise over the sign of 
the data and hence the sign of any calculated results. A 
reduction in the A-D conversion accuracy to seven bits 
giving an accuracy of 8 parts in 103 (approx. 1%) was 
considered unacceptable. As a result, the user will be 
immediately forced to double-length working with its 
associated increase in co~putational load and programming 
effort. Neither of these overheads are compatible with the 
RSP concept. The effect of the increased program length 
will be to more than halve the operating speed of the 
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system, thereby reducing the real-time "bandwidth. 
It can be argued that some eight-bit microprocessors 
operate at more than twice the speed of current sixteen-
bit devices and so double-length working would impose no 
bandwidth penalty. The faster eight-bit devices, however, 
will impose a greater load on the power supply than the 
sixteen-bit machine they would replace. This need not 
necessarily be only as a function of the processor itself 
but due to such factors as the requirement for faster 
memory systems, with an associated increase in power 
consumption. 
From the point of view of increased programming effort, 
double-length working demands a comprehensive understanding 
and programming knowledge on the part of the user, which 
has the effect of making the RSP a difficult device to use. 
The programming area is where the sixteen-bit micro-
processors have an undisputable advantage over the eight-
bit machines. The range and flexibility of instructions 
facilitated by a sixteen-bit wide instruction field is 
vastly superior to anything which can be supported by an 
eight-bit field. 
Finally, some operations involve the use of fixed 
constants which are used in calculations, e.g. the coeff-
icients required in a digital filter calculation. The range 
these coefficients may take is again governed by the number 
of binary digits available for their quantized representation. 
For this purpose even sixteen-bits is none too generous, 
offering only ±32,768 levels (i.e. 0.003%). Further, when 
these constants, or indeed any quantities, are used in 
calculations, the number of bits required to represent the 
results will, in general, be more than was required to 
describe the original values (e.g. intermediate results in 
filter calculations). If insufficient bits are available, 
overflow or underflow will result and again, sixteen-bits 
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are often inadequate. The effects of finite wordlengths are 
considered further in Chapter 6. 
Following the choice of a sixt~en-bit processor a 
review of those available was made. Three main contenders 
were identified, each offering a specific advantage over 
the other two [26] • The three chosen were the Ferranti FIOOL, 
General Instrument Corporation CP1600 and Texas Instruments 
TMS9900. 
The FIOOL has already been mentioned and is attractive 
as it has been designed to a military specification and has 
come from a computer manufacturer unlike the other two, 
which come from semiconductor 'manufacturers. This background 
manifests itself in subtle ways in the architecture, input-
output structure and instruction set. 
The CP1600 is attractive from the point of view that 
it was designed primarily for real-time applications. It is 
not only a very powerful single chip microprocessor but is 
also easy to understand and use. In addition to the normal 
mnemonic assembly language, a 'Super Assembly Language' is 
also available (see sect.' 4.7) which provides a very powerful, 
yet easy to use, real-time programming language. Also worthy 
of special note is the inclusion of two interrupt inputs, 
one maskable in software and the other not, and a group of 
four outputs and one input which may be demultiplexed to 
provide a powerful polling system comprising sixteen 
possible inputs. 
The TMS9900 is probably the most powerful of the three 
single chip microprocessors considered. The inclusion of a 
hardware multiply-divide facility in the circuit which, 
even if only for unsigned operations, gives the device a 
great advantage in terms of processing power. The major 
disadvantage of the TMS9900 is the large number of additional 
packages it requires for a minimal system configuration. 
Any advantage offered to the RSP by the hardware multiply-
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divide facility is more than offset by this latter requirement. 
The processor should not, however, be considered in 
isolation, special purpose interface chips must also be 
considered. These are not necessarily for incorporation 
into the RSP but may prove very useful for peripherals to 
be attached to the RSP. Special purpose interface chips make 
the task of interfacing user peripherals to the system very 
simple and hence make the RSP easier to use. 
The F100 is well supported from this point of view, 
having a three-chip 'interface-set' which can be made to 
operate in one of five modes:-
i) peripheral mode 
ii) store mode 
iii) special processor unit (SPU) mode 
iv) bus extension mode 
v) buffer mode 
Not all of these modes are usable in a real-time system, 
for example when one is employed as a store interface a 
minimum delay of 775ns for a read and l~s for a write 
operation is introduced for. current 5MHz devices. This 
timing overhead, added to the access time of the memory 
devices makes the memory cycle prohibitively long for any 
real-time system. Further, the size of the full interface-
set, three forty-pin packages, and power requirement of 
325rnA virtually exclude their use in any mode within the 
RSP. However,in their place, the interface-sets can simplify 
considerably the task of connecting peripherals to the FlOO 
bus. 
The CP1600 is also well supported in terms of special 
interface chips having two main support chips, the input-
output buffer (lOB) and peripheral interface controller 
(PIC). These are designed specifically as peripheral interface 
devices, both housed in forty-pin packages. The lOB is 
basically an eight-bit buffer offering two bi-directional, 
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eight-bit ports to the user. Also included are registers 
to hold the interrupt vector for the attached peripheral, 
an error input and associated interrupt vector and timer 
circuit which may be used to count external events or be 
controlled by an oscillator. 
The PIC device is virtually a microcomputer in its own 
right and may be delegated tasks from the CP1600. Unfortun-
ately this requires that the PIC has an internal program 
store, which is of the mask-programmable type. This rules 
out their application to experimental work since, to be 
economic, they must be manufactured in large quantities 
(>1000) to cover the initial masking charges. 
The TMS9900, at present, has no special interface 
devices and it is left to the user to construct any that may 
be required. This makes the TMS9900 inconvenient when 
peripheral interfacing is involved. 
As well as the hardware required for interface, the 
method of data transfer must also be considered. The FIOO 
operates on an asynchronous transfer basis (i.e. transfers 
are not tied to the system 'clock) whereas the other two 
use synchronous systems. The asynchronous method offers a 
faster overall transfer rate, which is in keeping with real-
time considerations, but in general requires a more complex 
interface involving more hardware than an equivalent synch-
ronous system. Further, many peripherals are inherently 
synchronous in operation and so little speed advantage can 
be offered by the asynchronous system. Take for example, the 
commonest peripheral, a memory. The normal sequence for a 
memory access, shown in Figure 4.3, has strict timing 
requirements imposed on the clocking waveforms. With a 
synchronous system, the system clock can generally be the 
source of these waveforms. For the asynchronous system, 
either monos tables or some form of clock and dividing 
system must be used. The use of monostables is not favoured 
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for high-integrity systems, which the RSP must be, due to 
problems of false triggering and aging of external timing 
components which will ~lter any original delay settings. 
The second method represents a better solution but involves 
a greater hardware overhead (see Vol.II.3). 
Chip 
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Figure 4.3 Typical timing diagrams for a semiconductor 
random access memory (RAM) - the TMS4030, 
4k X 1 dynamic RAM. 
Another point requiring special consideration is that 
of interrupts. These generally inform the central processor 
that a peripheral requires servicing. Interrupts do, however, 
place additional hardvlare requirements on the system in that 
an interrupt priority system must be established (e.g. 'daisy 
chain') and any interrupting device must supply the start 
address of its service routine to the processor. Wherever 
possible, a polling" scheme should be used, which will often 
suffice for many applications, although for some, the 
interrupt facility will still be required. The polling and 
interrupt system offered by the CP1600 make it ve=y attractive 
from this point of vie\v. 
A final point in the choice of processor, is the 
provision of internal registers in which intermediate results 
may be stored as opposed to main memory locations. The CP1600 
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has eight internal registers, the F100L only one and the 
TMS9900 relies entirely on external memory. The argument in 
favour of the use of memory locations instead of internal 
registers is that interrupts may be serviced very quickly, 
since few registers need be saved; the TMS9900 merely 
switches to a new group of memory registers in a single 
operation. The argument in favour of internal registers is 
that they make the device easier to program. 
Another important consideration, in favour of the 
internal register approach, for the RSP, is one of power 
consumption. The memory system will draw most power when it 
is accessed, due to the fact that current must be switched 
into capacitive loads (see sect.4.4). The situation is 
emphasized for many memory devices which may be placed in a 
low-power standby mode between access operations. For certain 
devices the standby current can be reduced to a negligible 
value (pA) e.g. CMOS devices (see sect.4.4 and Appendix B). 
Hence, it can be seen that any method of minimizing the 
number of memory access operations, involved in a g~ven 
program, will minimize the 'supply drain imposed by the 
system. This is an important consideration since the miniature 
RSPs are to be battery operated and so the average supply 
drain is very significant. 
An example to demonstrate the effect of internal 
registers on the average power drain imposed by the memory, 
is given in Table 4.1, where the same programming operation 
performed on the CP1600 and FIOOL are compared. The example 
illustrates not only the considerable reduction in the 
number of memory accesses but also the program simplification 
offered by the multiple internal registers. Hence, on both 
counts, the provision of internal registers must be considered 
as a very desirable feature of the processor to be used in 
the RSP. 
The fundamental characteristics of all three processors 
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are suwmarized in Table 4.2. From the'foregoing section and 
a study of Table 4.2, it would appear that the CP1600 
represents the optimum choice for the microprocessor most 
suited to the RSP application (presently available). 
Two prototype systems have, in fact, been constructed, 
one based on the CP1600 and the other on the F100M, '\vhich 
is a five board processor, equivalent to the single chip 
FIOOL in all but size and power requirements (Fig.4.4). 
Table 4.1 Effect of internal registers on number of 
memory access operations. 
Function:- Yn = xn+ Yn-I+ Xn-I 
2 2 
FIOOL 
LDA x 
SRL 1 
STO ml 
ADD m3 
ADD rn2 
STO Y 
STO m3 
LDA ml 
STO m2 
CPl600 
'::MVI x, RO 
SLR RO,l 
ADDR RO,Rl 
ADDR R2,Rl 
MOVR RO,R2 
):< - Double-word instruction 
FIOOL 
9 instr. fetch cycles 
+ 6 memory cycles 
= 15 IT.e~oryaccesses 
+ 
= 
8 
0 
8 
Comments 
Load x n value 
Divide by two 
Save result (in location ml) 
Add Yn-I term 
Add Xn-I term 
-2-
Output result 
Store next Yn-I value 
Fetch next xn-Ivalue 
2 
Store new Xn-I value 
2 
Continue 
CP1600 
instr. f~tch cycles 
:::emory cycles 
me::-ory accesses 
.. -... .. -. -. --.. 
. , 
................. 
-I . . . . . I, .. 
• 
• • 
• 
• 
Figure 4 . 4 The two pro t otype Roving Sl ave Processors 
mounted in thei r mobil e r ack unit s . 
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W 
.J> 
Device 
FIOOL 
CP1600 
TMS 
9900 
Basic Total 
No. of Basic instrct. Intrn1 No. of Power 
power 
bits instrct. execute regs. clocks Package supp1s. 
dissip. Document. 
time (typ) (typ) 
1.9 - 37SmW 
16 109 8.8ps 1 1 40 pin 
+SV in CPU Poor 
, (3S0ns di1 @420mA + 1.72SW 
memory ... 
SHHz CPU) in pass transis. 
2.4 - +12V @ 
7 . 2 flS 40 pin 70rnA Very 
16 87 basic CPU 8 2 dil +5v @ 
900mW 
1.6 - 12mA 
good 
4.8 flS -3V @ 
'A' versn. 0.2mA 
4.7 - +12V @ 
41.3,us 30mA 
(assuming 0 4 
64 pin +SV @ 990mW Good 
16 72 di1 
no wait 12SmA 
cycles -SV @ 
for slow 1rnA 
. 
memory) 
Table 4.2 Comparison of three, sixteen-bit, single-chip microprocessors. ( 
Interface Special 
support I featu.res 
I 
I 
Special 
Good Processor facility 
Branch 
external 
Good polling 
system. 
Super 
assmb1r. 
Ha ::-d\·;are 
Poor mul ti. -di\-ide 
I facility 
4.3 Interface to Master ComEuter 
The interface, or link, between the main computer and 
the RSP is a fundamental component of the overall RSP 
philosophy. A great deal of design consideration and 
constructional effort has been expended on this part of the 
project. The first task was to define a design specification 
for the link and the functions it was to perform. Basically, 
the function of the link is to transfer data between the 
master computer and the RSP, and vice-versa. This data 
transfer may take the form of block or single word transfers. 
Since the final RSPs will have no front-panels a means of 
controlling start-stop operations from the master computer 
via the link will also be required. 
Three basic approaches were identified, each offering 
different merits and drawbacks. The three methods are:-
i) a special parallel highway, connected directly 
into the main computer's bi-directional data 
highway 
ii) modification of an existing channel already 
available on the main computer (e.g. high-speed 
teletype channel to give a high-speed serial link) 
iii) use of a general purpose input-output channel, 
available as an option on most minicomputers. 
The option based on method (iii) above, has been 
developed and is, at present, the only link between the 
master and slave processors, although both of the other 
methods are being evaluated [27] (28) • The basic features of 
all three approaches are summarized in Table 4.3. Method (i), 
the Fast Transfer Unit, offers the best performance of the 
three systems but involves a considerable hardware devel-
opment effort to produce the direct interface to the main 
computer bus. The serial link makes use of a conventional 
teletype channel, at its highest speed settin~. Again, a 
consi,h'rablE' l;ardware development effort i'~ '(":-o'Jired; i;ldeed 
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an eight-bit microprocessor has been used as the basis of 
the system. 
General Input-Output 
(Gipop) 
Serial 
Fast Transfer Unit 
(FTU) 
Sixteen-bit, bi-directional 
Slow - 7k bits/sec. 
Send-receive (teletype) 
pair 
Medium - 31k bits/sec. 
Twentyfour-bit, 
bi-directional 
Fast - 12M bits/sec. 
Table 4.3 Characteristics of Link Methods. 
The general input-o~tput (Gipop) channel, although the 
poorest choice from the performance point of view, represents 
the simplest approach both in terms of design and construct-
ional time and effort. Since the link forms an essential, 
but not a major section of the overall RSP development 
program, it was decided that, for the purposes of this 
research, the Gipop method offered the best solution. 
The link system developed is basically a sixteen-bit 
parallel, bi-directional data highway to the RSP, constituted 
from two sixteen-bit uni-directional highways from the master 
computer (Fig.4.5). Data are transferred as a series of direct 
memory access operations controlled by an asynchronous 
handshake pair plus an additional control line. The control 
input serves to latch a four-bit control word into the link 
which specifies the type of operation to be performed. The 
control word is stable at. the link output before any data 
transfer request signals are issued. 
At the time of writing, only the prot·otype based on 
the FlOOM is interfaced to the link; the CP1600 being, at 
present, a more self-contained system lS less dependent upon 
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the master cor,lputer for progro.m preparation and associated 
activities n A separate hlJffer board ,\\'as constructed to form 
the interface bctv7een the FlOOl-'1 data bus and the Gipop link. 
The design of the buffer was complicated by problems 
encountered Iv-ith time-out circuits built into the FIOOM 
system, which did not allow sufficient time for data 
transfers from the link. As a result, the buffer circuitry 
became a little more complex than was originally intended.' 
From Table 4.3, it can be seen that 'vith the link, transfer 
rates of up to 70Hz are possible. Hence, for a thousand-
word program, a loading time of l5sec. will be required. 
This may appear excessive, but in practice p:roves more than 
usable. 
I nt 
~'------! 
16 
Mast er 
Ccmput er 
16 
3 
Gipop 
link 
Control 
Date 110 
'HO:lcshc:-<.\?' 
Pair 
Figure 4.5 General input-output link to the master 
computer. 
Full design and constructional details of both the 
Gipop link and buffer circuits are given in Volume II 
(Chaps. land 2), together with listings of the control 
programs required to op'2rate the system. At present the 
remote start- stop facility is r.ot ircJrporated, but provision 
has been made for its late"!: inclusl.cm. 
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Figure 4.6 Diagrarnatic representation of the Gipop 
system in use. 
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A diagramic representation of the Gipop system in use 
is "given in Figure 4.6. For data transfers between the 
master and slave computers, the RSP is plugged into the 
Gipop link, as shown, and when ready, may be disconnected 
and taken to the site of the experiment. A further 
consideration arises at this stage, again due to the fact 
that the final RSP versions are to have no front-panels. 
It is essential during program loading to check that . 
the program has been transferred to the RSP's store correctly. 
A simple method of performing this check is to read the data, 
just written, back from the RSP's store, one word at a time, 
and compar.e it with the corresponding word in the master 
computer's store. The comparison process is merely an 
exclusive-OR operation; any result other than zero indicates 
an error and the bit position(s) indicate the location(s) 
of the error(s). 
The error checking process is, in fact, performing an 
integrity check on the Gipop link, buffer and RSP memory, 
as well as checking the transferred data. 
It may also be desirable to perform a check on data 
read from the RSP to the master computer (e.g. for phase (iii) 
operations - see Chap.3). In this mode, the initial read and 
checking operations would be performed in the normal manner, 
except that now the check word in dispute (i.e. second read 
from an RSP store location) must also be stored. When an 
error 1S found, a third read must be performed to establish 
which of the previous two readings was in error. It should 
be noted that the read check cannot identify errors in the 
Gipop link, buffer or RSP memory; a write-read operation 
is the only way in which this check may be performed. 
4.4 Memory System 
The choice of memory system for the RSP is possibly 
more complicated than the choice of processor, discussed in 
39 
section 4.2. A vast range of memory devices is available from 
which to fabricate the system, all with different technical 
specifications. 
The basic requirements of the memory are that it is 
sixteen-bits wide, since a sixteen-bit processor is to be 
used, and 4k (4096) words in length. For many applications, 
a lk (1024) word memory would suffice but it is considered 
that to make the RSP completely general purpose, a minimum 
of 4k words is desirable. 
It is proposed that the entire memory be of the read-
write type, with no predefined distinction made between 
which portions are to be used for program or data storage. 
It is left to the user to define the partitioning of the 
memory, which means it may be tailored to suit individual 
applications. A restriction will normally be imposed on the 
start address of the program area which is defined by the 
reset address of the microprocessor employed. Any reset 
address may be provided for the CP1600 and this will 
normally be location zero, but the FIOOL is confined to reset 
to location 2048 or 16384. 
The use of read-write memory makes the task of 
programming and re-programming fairly easy, which is an 
important consideration for a device like the RSP, which 
will require frequent program changes. A further requirement 
of the memory is that it must be fast in order to maintain 
the real-time potential of the RSP system. This last require-
ment imposes many conflicting design problems since, in general, 
as the speed of the memory is increased so the power consump-
tion rises. 
The fact that the RSP is to be a portable device places 
further special requirements on the memory system and power 
supply. In addition to the size and weight considerations, 
common to all elements of the RSP, the store must be non-
volatile; i.e. it must retain its stored information while 
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mains power is removed. 
From the non-volatility point of view, core storage 
would appear attractive, but unfortunately this must be 
rejected on the grounds of size and weight. A 4kx16 core 
memory would not only be bulky, but the power supplies 
required to drive it would also have to be large. 
A recent development in this area, is the introduction 
of bubble memories. Like core store, these devices depend 
upon a magnetic form of data storage. At present, bubble 
memories are better suited to mass storage systems (see 
later), being organized in a 64k or 92kxl configuration with 
average access times in the order of 4ms. Further, they 
impose a fairly heavy load on the power supply during use. 
Hence, although bubble memories offer a non-volatile storage 
medium with a high packing density, they are not suitable 
for the read-write store of the RSP, in their present form. 
Two other devices, recently introduced, are also of 
some interest. The first of these is the electrically alterable 
read-only memory (EAROM), which is a programmable read-only 
memory (PROM) that may be programmed and re-programrned with 
the use of an overvoltage input (compared with TTL levels). 
These devices are far more convenient in use than their 
ultra-violet erasable counterparts in that they do not need 
to be cleared before re-prograrnming and further, the re-
programming may be performed with the chips in circuit 
(provided any TTL circuits are protected). Unfortunately, 
present devices are fairly slow in operation, with typical 
access times of 1 - 4~s. Their main disadvantage, however, 
is that they are only suitable for program storage; it is 
not a practical proposition to program the EAROMs via the 
RSP during program execution. Hence, if EAROMs were used it 
would be necessary to separate the program and data stores, 
an idea which has already been rejected for the RSP's storage 
system. 
A better solution is just becoming available in the form 
of a non-volatile random access memory (RAM). This is a very 
new device and still requires some technological improvements 
before it will be useful for the RSP. Basically, the device 
comprises two distinct storage areas, one a RAM and the other 
an EAROM, into which the data held in RAM are copied upon 
power down. When power is restored the contents of the EAROM 
are returned to their appropriate RAM locations and the system 
is again ready for use. Present devices are organized in a 
256x4 bit configuration and although rather slow in operation 
(typical access time 1.5~s) they hold great promise for the 
future. 
All of the devices discussed so far are inherently non-
volatile. A considerable advantage may be gained by the 
adoption of an alternative approach which makes use of voltile 
storage elements provided with a means of back-up supply 
(i.e. battery) which takes over automatically if the main 
supply is interrupted. 
The use of this technique brings the potential of a 
whole range of semiconductor memory devices into reach of 
the RSP. The first, and most obvious choice would be RAMs 
produced using the CMOS technology. This family of devices 
is very attractive from the power supply point of view since 
they may be operated over a wide range of supply voltages 
(3 -llv typical) and will maintain their data storage down 
to even lower voltages (2.2v typical) with very little supply 
current drain. A further attraction of these devices is that 
the surface leakage currents are so small that they may be 
considered as only drawing power when actually accessed; 
during all other times they are effectively in the standby 
mode. 
Unfortunately, the price paid for this very attractive 
form of memory device is a low packing density. Until ve~T 
recently only lkxl bit devices were available, involving 
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some sixty-four packages in the RSP's store, although now 
4kxl bit chips are becoming available. 
For the miniature RSP, CMOS devices are the only practical 
solution since the only power source will be a battery. The 
portable version, however, is to be powered from the mains 
during operation and so alternative avenues of approach may 
prove profitable. One such alternative approach involves the 
use of devices fabricated in the n-channel MOS (NMOS) tech-
nology. Much higher packing densities are possible with this 
technology and at the commencement of this project, 4kxl bit 
chips were available, although still very new. These devices, 
when operated from the same supply and at the same speed as 
CMOS memories, consume a comparable amount of energy, but 
require considerably more power during the standby phase. 
It was felt, hm>Jever, that a 4kxl6 bit memory could be 
constructed from NMOS devices and a moderately sized battery 
(130X35X60mm approx.) with a standby period of at least one 
day (2L~hrs.). A standby period of this duration was considered 
as adequate for most RSP applications. 
There are two main classes of NMOS device, one based on. 
a flip-flop type of storage element and the other on the 
parasitic capacitance of an FET. The flip-flop element may 
be set to either state and will remain in this state indef-
initely, provided power is maintained, and is hence. te.rmed a 
'static' memory. In contrast, the other device, which relies 
on the charge stored in a capacitive element, needs to be 
continually refreshed (i.e. the charge on the capacitor must 
be replenished) if the stored data are to be retained. The 
rate at which these refresh operations must be performed is 
governed by the surface leakage currents of the material 
u:.:iL'd III LhL' IabrlcuLion of Lhl.' sLor.:lge cell uLHl is typically 
of the order of 2ms. 
The refresh operation requires that each row of the 
memory matrix be accessed '\"hich automatically restores all 
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of the storage elements in that row. Obviously, some additional 
circuitry will be required to perform the refresh operation, 
typically ten to fifteen packages. The increase in the total 
memory system size as a consequence of the inclusion of the 
refresh circuits is offset by the much higher packing density 
offered by these 'dynamic' memories over static devices and 
the lower average standby power supply requirements (see 
Vol. 11.3). 
A great deal of the early design and development phase 
of the RSP system was spent on the design and construction 
of a non-volatile store based on the above principle, using 
4kxl bit dynamic NMOS memory elements. A full account of 
this design work together with many of the more technical 
considerations involved can be found in Volume 11-3. 
The main objectives throughout the design was to produce 
a memory system for which the standby power requirements 
have been minimized without impairing the operating perform-
ance when accessed. Most effort has been expended in the 
de'sign of the refresh circuit in order to minimize both the 
size and power consumption of this particular functional 
unit. The power requirements can be reduced to a minimum 
between refresh cycles by the use of CMOS devices in the 
refresh circuits and by the implementation of special 
techniques. 
Most important of 'these special techniques is that 
employed to select the address sequence during refresh. The 
peak currents involved in switching signals into capacitive 
loads in a short period can be very considerable. For the 
devices used, the maximum input capacitance for each address 
input is 7pF. Sixteen of these loads are placed in parallel 
on each address line driver, six in all, involving a worst 
case load of 1l2pF on each. When these loads are driven, the 
charge involved is given by:-
~q = 8i and oq = C8v 
ot 
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Assuming the load is to be driven in 20ns and a supply voltage 
of Sv is used, the 
= 
peak current 
112.10-12 XS 
20.10-9 
= 28rnA 
is:-
Clearly, the number of times each address is switched 
must be reduced to a minimum during the standby mode if the 
power supply drain is to be minimized. A total of sixty-four 
cycles is required in order to refresh the complete memory. 
If a simple binary counter is used a total of sixty-four 
switches is involved. An obvious way of reducing the number 
of switches is to implement an alternative form of count, 
and a Grey code will obviously represent a minimum, since 
only one input will change during each cycle. The total 
number of switches is now reduced to thirty-two for a 
complete refresh (see Table 4.4). 
During standby, the entire sixty-four cycle refresh 
operation is performed once every 2ms, with the memory 
placed in the low-power standby mode between refreshes. In 
the operating mode, the refresh cycles are dispersed 
throughout the 2ms refresh period so that one row is refreshed 
every 30~s approximately. This is an important consideration 
from the real-time operating point of view since, if the 
entire refresh op~ration were performed as one operation 
with the memory in use, any access request from the processor 
could be delayed by up to sixty-four read cycle times. If 
the refresh operation is performed one row at a time, the 
maximum delay is one read cycle ,time, which is far less 
serious for real-time operations. Having two different refresh 
modes does however require that additional circuitry be used 
in the store's implementation. 
The problem of memory reliability is also of the utmost 
importance. This can be a particular problem with semiconducto~ 
types of memory element (29] • A means of detecting and 
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automatically correcting any run-time memory failures is the 
ideal solution, but this can involve a considerable amount 
of additional circuitry. The whole question of memory and 
program reliability is discussed further in section 4.8. 
In addition to the main read-write store, just discussed, 
some applications will require the use of large amounts of 
memory for the storage of data collected during tests. For 
this purpose, it is proposed that a bulk backing store be 
provided as an add-on hardware module, to be included when 
required. Just as for the RSP store, a great variety of 
memory types are available for this purpose. 
Solid-state devices are, of course, to be favoured for 
this application, and two devices are of particular interest, 
bubble memories and charge-coupled devices (CCDs). Both 
offer very high packing densities, 64kxl bits in a single 
package. Of the two, bubble memories have the advantage in 
that they are inherently non-volatile, although special 
precautions are necessary when power is removed. CCDs tend 
to be more compact and exhibit a lower operating power 
requirement and are generally much easier to use. The interface 
for a CCD memory will be smaller than that of an equivalent 
bubble system. 
Both devices are very new and so mechanically based 
systems have been considered, as they are more readily 
available. Of the devices available, the most useful types 
for this application were considered to be the cassette, 
cartridge and floppy disc storage systems. Of these, the 
cassette and cartridge solutions are favoured since micro-
versions are available which may prove useful for the 
miniature system. A cassette storage unit has been develop~d 
for this purPose and is interfaced to the CP1600 (Vol. 11.7). 
This has proved a very important and useful peripheral. 
A technical review of all of the memory devices, 
discussed in this section, is given in Appendix B. 
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000 000 
o 0 0 0 0 1 
000 0 1 0 
000 0 1 1 
00010 0 
00010 1 
000 110 
000 III 
o 0 100 0 
o 0 100 1 
001010 
o 0 1 0 1 1 
001 100 
o 0 1 101 
o 0 1 110 
o 0 1 1 1 1 
010 000 
01000 1 
010010 
0 100 1 1 
0 1 0 1 0 0 
010 1 0 1 
o 1 0 1 1 0 
0 1 0 1 1 1 
0 1 1 0 0 0 
0 1 1 o 0 1 
0 1 1 0 1 0 
0 1 1 0 1 1 
o 1 1 100 
o 1 1 1 0 1 
011 1 1 0 
o 1 1 1 1 1 
1 0 0 0 0 0 
100001 
1 0 0 0 1 0 
100 0 1 1 
100 100 
100101 
100 1 1 0 
100 III 
1 0 1 0 0 0 
101001 
101010 
101011 
101100 
101101 
101110 
1 0 1 111 
110 000 
110001 
110 0 1 0 
110 0 1 1 
11010 0 
110101 
110 110 
110111 
1 1 100 0 
1 1 100 1 
1 110 1 0 
1 110 1 1 
1 1 1 100 
11110 1 
III 1 1 0 
III 111 
--------
Total number 
o 0 0 0 0 0 of 0 - 1 switches 
1 2 4 8 16 32 = 64 
Table 4.4.a Number of 0 - 1 switches for a binary code. 
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o 0 0 0 0 0 
o 0 0 0 0 1 
o 0 0 0 1 1 
o 0 0 0 1 0 
000 110 
00011 1 
00010 1 
00010 0 
o 0 1 100 
o 0 1 101 
o 0 III 1 
o 0 1 1 1 0 
o 0 1 0 1 0 
o 0 1 0 1 1 
o 0 100 1 
o 0 1 0 0 0 
o 1 1 0 0 0 
o 1 100 1 
o 110 1 1 
o 110 1 0 
o 1 1 110 
011 111 
01110 1 
o 1 1 100 
010 100 
01010 1 
010111 
010110 
o 100 1 0 
010 0 1 1 
01000 1 
010 0 0 0 
110 0 0 0 
11000 1 
110 0 1 1 
110 0 1 0 
110110 
11011 1 
110101 
11010 0 
1 1 1 100 
111101 
1 1 1 1 1 1 
1 1 1 110 
1 1 1 0 1 0 
1 110 1 1 
1 110 0 1 
1 110 0 0 
1 0 1 0 0 0 
1 0 100 1 
101011 
101010 
1 0 1 1 1 0 
101111 
10110 1 
1 0 1 100 
100 100 
100101 
100 1 1 1 
100110 
1 0 0 0 1 0 
100011 
10000 1 
1 0 0 000 
000 0 0 0 
1 1 2 4 8 16 
Total number 
of 0 - 1 switches 
= 32 
Table 4.4.b Number of 0 - 1 switches for a Grey code. 
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4.5 Input-Output Considerations 
The final functional unit of the RSP to be considered 
is the means of input-output. It is felt that both digital 
and analogue input-output channels should be provided as 
standard. 
The digital input-output channel presents no real 
problems since it would be sufficient just to provide any~ 
peripheral with access to the RSP's data bus. To simplify 
the use of this channel, data output latches followed by 
line-drivers should be provided. This addition will simplify 
the task of interfacing user peripherals to the digital 
input-output channel considerably. 
The analogue input-output channel, although more 
complicated than the digital channel, is also fairly 
straightforward. Again, the size-weight-power versus 
operating speed problem arises, but the choices available 
in this instance are somewhat limited, which reduces the 
design and development problems. 
The digital-to-analogue (D-A) channel is very simple 
and can be constructed using very few packages (Vol. 11.6). 
The main decision to be made is the number of bits required 
in the digital word to be converted to analogue form. As 
discussed in section 4.2, an eight-bit wordlength gives an 
accuracy of 4 parts in 103 and it was decided that this is 
a suitable accuracy for the D-A converter. An eight-bit 
D-A converter with an output in the range 0 - 2.55v was 
used, comprising 255xlOmv steps. 
The main choice for the analogue-to-digital (A-D) 
channel, besides the number .of bits, was whether to use 
a commercially available converter or to construct a 
converter from a D-A device. Most A-D converters are 
fairly bulky and expensive devices, with sizable power 
requirements. One device, however, was identified as being 
the ideal choice for the RSP system, a single chip D-A or 
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A-D converter housed in a single standard fourteen-pin 
package (the Ferranti ZN42SE). This device may be used as 
either an eight-bit D-A converter or, by the use of an 
internal counter, an eight-bit, counter type A-D converter. 
When it is used in the A-D mode, being a counter type 
converter, the operating speed is low, with a worst case 
conversion time of O.Sms at the maximum clock frequency. 
Hence, if the converter is operated in this mode an external 
sample and hold circuit is essential. This will obviously 
involve additional circuitry and an alternative approach, 
only involving the addition of two-extra packages, yields 
a better solution. The alternative system employs a 
successive approximation register together with the converter 
in its D.-A mode and a comparator, to make a successive 
approximation type A-D converter. This is the form of A-D 
converter used in the prototype RSPs (Vol. 11.6) and will 
probably be retained for both the portable and miniature 
versions. The conversion time for the successive approximation 
converter can be as low as l6~s, but for the CP1600 version 
the clock rate used increases the conversion time to ~26~s. 
Hence, the need for a sample and hold circuit is effectively 
removed. 
The interrupt and direct memory access (DMA) signals 
must also be considered as part of the input-output system 
of the RSP. It is via these lines that peripherals may 
demand attention of the RSP at any stage during the processing 
task. The DMA facility is required for data transfers between 
the master computer and RSP (see sect. 4.3) and interrupts 
mayor may not be required for a particular application. The 
'interrupt and DMA request and accept lines can be taken 
directly to and from the microprocessor with any priority 
encoding (e. g. 'daisy-chain') be"ing provided by the user 
as part of the peripheral interface. For the CP1600, two 
levels of interrupt are available, one maskable and the 
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for the CP1600 version of the RSP. 
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other not. The choice of which should be used for a given 
application is the r,2sponsibility of t11.e user .. 
As previously mentioned (sect. 4.2), the CPl600 also 
has the capability of providing a very powerful polling 
system, of up to sixteen channels. These sixteen inputs 
form a very important input-output control channel. With 
the large number of lines available no multiplexing should 
be required but should it become necessary the priority 
encoding is again the responsibility of the usero 
The complete range of input-output facilities available 
for the CP1600 version of the RSP are shown in Figure 4.7. 
4.6 Power Supply Considerations 
It is probable that the power supply will be the most 
bulky unit of any RSP system and it is therefore of the 
utmost importance that every effort is made to reduce all 
unnecessary power consumption. Various techniques aimed at 
reducing the necessary power consumption of the different 
elements of the system have already been discussed. The main 
area of concern has been the standby state, where consumption 
must be reduced to a minimum. To achieve this goal, power 
" 
should only be supplied to essential circuits during standby, 
i.e. the memory and its refresh circuits. Some sections of 
the memory may be powered-down (e.g. memory address range 
circuits) together with the rest of the system. Hence pO\ver 
~s always supplied to essential sections of the memory but 
~s switched off to all other circuits during the standby 
period (see Vol. 11.3). 
Ironically, one of the major sources of wasted power 
is the power supply itself. A great deal of power can he 
dissipated in the regulator circuits used to provide the 
necessary stable voltage output to the logic circuits. 
Methods aimed at reducing the physical dimensions and 
improving the efficiency of the power supply for use with 
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the RSP are to be discussed in this section. 
Ideally, a battery supply should be used but this is 
not practical at present; the large power requirement of 
the current RSPs when operated would demand a very bulky 
battery. Further advances in both semiconductor ~nd battery 
technology must be awaited, to provide integrated circuits 
with lower power dissipations and batteries with improved 
power:weight ratios. 
As a result, a mains supply must be used to power the 
system. Standard linear supplies are used in the prototype 
RSPs but these are fairly bulky arrangements, weighing some 
27kgs.; not exactly conducive with the concept of a portable 
device! 
The portable version is to be powered with both mains 
and battery supplies and the final miniature version is to 
be powered entirely from a battery supply. Hence, both mains 
and battery supplies are of relevance. 
The physical dimensions of mains power supplies can be 
reduced considerably by the use of switching techniques. 
These operate on the principle of oscillating the mains 
input to a much higher frequency, typically 20 - 30kHz, and 
then using this to provide the regulated output. Operating 
at higher frequencies means that the size of the transformer 
(inversely proportional to the operating frequency) and 
smoothing capacitors can be greatly reduced. The resulting 
supply can be up to 40% more efficient than standard linear 
supplies (efficiencies of 80% are possible) and can be as 
little as one-fifth of the size and weight. The principles 
of operation of the two types of supply are shown in Figure 
4.8. 
There are several drawbacks associated with switch-mode 
supplies, however, which partially offset the gains. Summar-
izing these disadvantages:-
i) Stabilization. The degree of stabilization that any 
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regulator can produce is related to the amount of loop gain 
in the feedback circuit. In a switching regulator various 
problems restrict the gain to relatively modest values. This 
leads to a stabilization performance several orders of 
magnitude poorer than is available from a linear design. 
ii) Noise. This is one of the major problems associated 
with switching supply designs. The switching process generates 
a great deal of radio frequency (rf) noise which may 'leak '. 
out through the dc output leads or the mains cable or by 
direct radiation. 
iii) Transient response. Switching supplies typically 
take milliseconds to respond to external transient disturb-
ances as compared to microseconds expected from linear 
stabilizers. 
iv) Complexity and Reliability. A glance at the 
schematic of even a simple switching supply gives an 
indication of their complexity. Since reliability is generally 
regarded as being inversely related to complexity, it is 
obvious that switching supplies offer a lower degree of 
reliability than an equivalent linear system. 
v) Cost. Despite the savings made in bulk material 
. requirements, switching supplies are generally more expenslve 
than linear supplies, owing to the cost of the components 
used in the switching circuits. 
All of these disadvantages are more than compensated 
by the considerable savings in size, weight and heat dissi-
pation of the complete supply. When the dimensions of the 
supplies used in the prototype RSPs are considered it is 
evident that switched-mode supplies are the only possible 
choice for the portable versions. 
As discussed earlier, the memory is to be provided with 
a battery back-up supply and the miniature version powered 
entirely from a battery. Before a choice of battery can be 
made the load to be placed upon it must be considered. 
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The total power consumption of the miniature RSP is 
difficult to assess theoretically and will be best determined 
when a prototype version has been constructed. For the 4k 
dynamic memory, transient demands of several amps can be 
involved during refresh operations and a typical quiescent 
curT'2nt drain of 8 - lOrnA is involved (see Vol. 11.3) during 
the standby state. Obviously a battery of fairly large 
capacity is required if a standby period of any reasonable 
duration is to be obtained, a 24hr. standby period being 
desirable. It must also be able to cope with the large 
transient demands. 
Another important requirement is that the battery must 
be of the re-chargeable type. This essentially limits the 
choice to either a nickel-cadmium or lead-acid type of cell. 
The former has the advantage of a good power:weight ratio 
whereas the latter has a larger capacity capability. 
The large capacity requirement rules out the use of 
nickel-cadmium batteries at present. As a result, sealed 
lead-acid batteries were decided upon. The use of sealed cells 
ensures that corrosive fumes are not generated during use, 
as is the case with conventional lead-acid accumulators. 
These can have a disasterous effect on integrated circuits 
printed circuit boards, p.v.c. coverings, etc •. Sealed cells 
also have the advantage of being more compact and rugged than 
the 'wet' types. Lead-acid batteries, however, will be too 
bulky for the miniature RSP, so the whole problem of battery 
type will need re-evalution when this version becomes a 
practical proposition. 
It is normal practice to include a dc-to-dc converter 
in cascade with a battery supply when it is to be used with 
logic. Standard logic circuits impose stringent demands upon 
the voltage levels, which must be regulated to close toler-
I 
ances. Dc-to-dc converters, however, operate on a similar 
principle to the switching regulators described earlier, 
56 
i. e. the dc input is switched at high-frequency and then 
transformed and rectified to produce the appropriate dc output. 
Hence, they suffer from similar disadvantages to the switching 
regulators, the most serious of which, for this application, 
is the poor response to input voltage and load changes. The 
latter of these renders them virtually useless' for the dynamic 
memory application without the inclusion of a fairly bulky 
smoothing capacitor to cope with the large transient demands: 
A series type regulator could be used if the associated loss 
of efficiency and wasteful power drain from the battery could 
be tolerated. 
An important consideration for any power supply to be 
used with logic circuits is that of protection, particularly 
against over-voltage transients. In order to gain some 
experience with power supply and protection circuits a 
protected 12v-O-l2v linear supply was constructed for the 
CPl600 prototype (Vol. 11.8). 
One final consideration, on the subject of power supplies, 
lS the trade-off between the use of separate supplies for 
each required voltage or the use of only one supply and dc-
to-dc coverters to generate any others. During development, 
separate supplies have been favoured as the total demands on 
each voltage level are ill-defined and changeable. The 
situation should be investigated more thoroughly during the 
production of the portable and miniature versions. 
4.7 The Software System 
The potential power and applicability of the hardware 
system described, so far, is ,~holly dependent upon the software 
system employed and its organization. Two conflicting requ-
irements exist, the most iE1portant being that any programs 
produced must be as efficie~t as possible if the real-time 
capabilities of any instDUment, thus defined, are to be 
maintained. The other :Tl2.1or consideratj_on is that the svstem 
- ~ 
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must be easy to use. The people requiring to use the RSPs 
will not normally be software specialists, so the method 
employed must enable them to generate efficient machine code 
programs starting with only a very basic programming knowledge. 
The first requirement necessitates that a comparatively 
low-level assembly language be used whereas the second implies 
some form of high-level language. High-level languages are 
not suitable for real-time programming, however, since they ~ 
tend to produce inefficient machine code, and so will not be 
considered further. 
At the low-level, an algebraic type of assembly language 
appears to offer major advantages, both in terms of ease of 
use and scrutibility of programs so produced [30] [311. If some 
means of structuring the programs is included (e.g. if-then-
else type constructions) then a reasonably high-powered and 
efficient programming language results. 
An assembly language for use with the CP1600, 'Super 
Assembly Language', incorporates many of the above features 
and is, to my knowledge, the only suitable language to be 
commercially available. The 'Super Assembly Language enables 
the user to program with Fortran-like statements rather than 
at the machine level of conventional assembly languages, while 
maintaining a high-level of efficiency in the generated 
machine code. It includes LET, IF, CALL, DO and GOTO statements 
as well as all the instruction mnemonics and assembly directives 
of the more basic CP1600 assembly language. The basic assembly 
language statements can be intermixed freely with high-level 
statements to yield a verY powerful and useful real-time 
programming language [32J. 
The 'ease of use' problem is a little more complicated. 
As already mentioned, high-level languages are not suitable 
for the generation of real-time programs. Equally, the use of ' 
a low-level language, even of the form discussed, is not, on 
its mID, a satisfactory method of program preparation for 
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inexpert users. The language itself may be capable of 
conversion to efficient machine code but it is only as good 
as the original prlJgram. For users not accustomed to pr·Jgr-
amming at the assembly level, major problems will still 
exist. 
As for the RSP, a consideration of some typical CAM 
exercises, this time from a programming point of view1 suggests 
a possible solution. 
Many applications will involve the use of standard signal 
-processing techniques such as signal averaging or digital 
filtering. The programs required to perform these operations 
would normally be written as subroutines and made available 
to other users as required. If enough of these subroutines 
were available, then, by the use of a suitable programming 
system, the possibility of defining an instrument as a 
concatenation of 'standard software blocks' exists. 
A subroutine, however, must be general purpose to be of 
any use. This will obviously impose software overheads which 
will extend the length of code, requiring a larger program 
store and, more seriously, may increase the execution time 
of the routine. These two drawbacks make the straightforward 
subroutine approach an unsuitable basis for the proposed 
programming scheme. 
The system to be described in the following paper was 
designed to overcome these problems and has been further 
developed to include other important features. To make the 
system easy to use, routines, other than the 'High-Level 
Definer', described in the paper, have been written, the most 
important of these being the 'Library Update Routine' (see 
Vol. 11.4). 
The combination of this programming system with the Super 
Assembly Language provides a very powerful, and easy to use 
method of programming the RSPs. 
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co~.p:ett? l1-:=-o.~ram. T~E:! o"!.'"C':Igr?m is tr.er. ~rans:er'~C!d to a 
subo!"din.!:c ~roces~o~, ~e3:~5ed i:1 the :or~ of ::I l(,-hi.t 
microoroccssor svst0~. rc~~rete~sive si~~lil~or f~:il~ties are 
used to deb~~ pro~r3~S ~~ior ~o r~n~in~ where bottle~eck~ ~ay be 
identified and, if required, soft~~re 1'10~ulcs !"rnlaccd hY n:ug-
in h~rdware rno~u:es. :xa~ples arc ~iven, na~t~c~lar attention 
bei:'.g paid to ~e~~cal .l??:ica:ions ~here 'nersona1ised' 
inst~u~c~:s arc ofte~ r~quired. 
I~TRODUC!ION 
This ?~?er ceals with t~e technique ~nd i~plications of dcfinin~ inst~u~cnts by 
~eans of a concatenation of 'standard soft~a~e packa~es'. The in3:rU1'1Cnts thus 
defined a!"c intended for use ~n the dcnand:~~ envircn~ent of real-time si~nal 
processing r..casure~.(':-.ts. 
Di~ital co~p~tars are n:ayi~? an ever increasinr. !"ole in the measurement field, 
r..ainly bcc~'Jse nany of tOCoay' s most urgent D!'oblc::ls nrc only soluh:e hy thl' 
application of nociern conputinr. and mathe~tical techniques, which often also offer 
a ~re economical solution. 
!-!ost measu~emcnt problens require the usc of some specialised niece 0: equiDment 
·..;hich tenc'.s to be cx?cnsiYe, initially, and further, e:<periences a very low dc~ree 
of ,.!tilisation once the task for which it \.:3S pur.::hased has becn cO::lnleted. The 
next r.1easurc:ner.:: pro'Jlem will probably requirl! so~e ether new piece of equinmen::. 
The digital co~?uter) by conficin~ s?eciality to software, relieves this situatio~ 
and it may be c;uickly redefined (re?ro~ra=.~ci) to behave as a cifferent instrument. 
Hence, we hRye the basis of a software defined instru1'1ent. This is not, ho~ever, 
a very satisfactory solution as it stnnas; to be useful the instrument must be 
reasona'Jly smll1 and portab!e as it is not always convenient, or ~ossible. to bri~~ 
the tese object to t~e measu!'lng inst!"ument. 
THE HARDIJARE SYSTE~ 
To overcome t~is problem t~o p!"ototypc cevices have been constructed, b~sed on 16-
bit microprocessors, :~e Fe!"r~nti :100: ~nd Gene!"a: lnst~u~ent CP1600 cevi~es. 
'l':-.e se are par t i~ula rly sui ::J.b 1e for th is app licat ion '::l:: vi r:..ue of ::he ir ::>roce S5 ing 
power, c~ea?~e5S, cc~?act size and e~sc of interf.lcin~. 
T:1ey <,_lso .. re provicec .... ith S'''!??O~t soft',rare .,":"lieh offers attractive features. The. 
CP1600 has an alge'::lra~c aS5e:::ble::' Io:ith efficient hi~h-leve 1 feat-..:res, ... 'hile FlOOL 
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offers a very coml'reheMive set of sU1'l,ort soft','are ir.cludinp. macros, link editi.nl> 
and si:r.ulat ion. 
The syste:r.s a::e very basic hardl~are units COl'::nrlSlnp" in their sir'lnl('.st form, 11 
ce:1:rol or-ocessor, prograT:l Clnc cata store ar.d an inou!:-out"u!: chanr,c:, lop.. a basic 
:~i;:rocol'1'.?uter. '!'~ey a't"e dene.nce:1t t:OO:'l II host co:r.m.:ter for provi.slo:l of all 
!unca~~ntal p~rio~er~ls (e.~. teletype, reader-pu~ch, fro:lt panel etc.) and tor all 
pro~ra~ preparation. Special siQ:1al processing type nerinherals :'Iav he edded to the 
basic syste:n (e.r,. anall)p,ue-digital channel) as requirec for the various aOT'>licl'.tions. 
The syster.:s are cO:1nected to the host computer via a special link ~'hich allo·,1s d<lta 
to be trans:erred to or froM the subordin~te processor. The nroRra:r., vhen ready, is 
dur..pec to the subordinate processor over this link via a direct T:l~c'.o':y access (T')'.!A.) 
OiJe r~~ ion. (}:-.ce loaded the ins trur.l<!:1t ;,ay be de tached fror:l the ho st' COMputer and 
transported to t~e required site for operation. 
The link also allows the system to he ru:'l in a hie::'D.rchical IT'.ode ,~ith the mllster 
co~puter controllinr, operations. This can be very useful at the de~u~ stage. 
The ~3sic h3rd~are unit is known as the Rovinz Slave P::'ocessor (PS?), refs. 1 and 2. 
Fig. 1 ~ives an overall vie~ of the maste':-slave relat5.onshi:o. 
TIlE SOF'mAR::: SYSTEM 
A r:let'nod 0: ;:>roRra::t.':'1ing these hardl~!l.re u:'lits is no .. ' required so that they l'l.ly be 
quickly and easily reconfir.ured as different inst't"ur.ents. The IT'.ost iM..':)o't"tant 
fec.tu:·e 0: any p,:o?,(;;.~:ain?, sysce:"'l cesigned for this apnlication is that the pro~rams 
proc·.:ced !'lust be effic~ent if the re.<ll-time cat)abilitie~ of the instrUMents are to 
be r.1ai:".tained. A:".ot!1er i:':17lc':'tant cO:'lsiderati~:'l is thnt the syster. ~.ust be easy to 
use. ':'~e people -:equirin2; to use the RS:"s wi.ll :lo':r.:ally be en:r.ineers who a':e not 
software specialists, so the Method emoloyed r.1US: enable them to ~enerate efficient 
:nachi:".(! code starting with o:lly a very h.l~ic progra=~n? knovled,:o;e. 
These a':e conflicting requireMents, the first necessitates that: a cor.m.1rativcly low 
l~vcl assenbly :.1nr,ua~e be used, ~.Yhere:ls the scco:".d i'7:plies SOMe fot'" of hip.h-level 
language. 7he approach ~do?tec by the authors ~as to use three ~ell established 
conce;)ts ir. CO:'.'.'C:Jute": prof.rZJ:"J:linA, su'oroutines, :r..1cros and modular programr..inR, to 
deve:o!l a ?ro~~a~in.g syste:r. v:hich J.~:ows hi.gh-level type com."!1snds to be used to 
gcr.e':~te ~locks of efficient asse:r.~ly code. 
Instead of a sinp.le general subroutine being v;ritten to perform some sip,nal 
p-:occssinr, task, a suite of routines is ,,'ri tten. The suite consists of various 
se.r;"-2:,\:S I~ritten to pcrfor:n specific oper:',tions within tl".c ?rOCe55in~ task. The 
rec;;,.::'red subroutine is built up frOM .1 nu~ber of these Sef.me~H:s, called by a high-
:evel cOm:':'.2.nC and lin'l<:cG to>;ether to [01';;-' a single block of code. 
The suite is written in the assembly lan~uJ.ge of the R~P and is stored on the T:laster 
cOl'::?uter's backin~ store (disc). A control se~ent is incluced, wri~ten for the 
l:'.:!ster COr.1r;.!ter, to orz;a:'lise the: callin?; and lb:<inl!, 0: the other se~~ ... mts of the 
suitE:. The cont':ol segT:lC!nt uses psramctC!rs specified in the ~i.c:h-level call to 
c.eter:-:.ine "hic;;, of t~c sag::1er.ts arc rec;uirec ane also perforn SO:'!1C checkin~ on the 
call:':1.<.; co:nl'l'"md (sY:'lt~x) and th.'l cOlT'.?ilcci code. Di<.gnostics relatin~ to si~nal 
processing considc':3tions and constr~ints are also provided via the T:\~ster se~.ent, 
e.g. \.:I'!!:'nings about band"'icth, accuracy, input ra:'lge etc. l:\ay be provided where 
relevant. 
:or li:1kin~ ?urposes the seg:;\ents must be considered as indivic!ual rnot!ul~s and the 
constraints iT:\posed by ~o~ular progra~ins techni~u~s m~st be oLservea [3). 
For :nost a??licatior.s several of these subroutine suites will ~e rc,\ui::-C'd, and these 
\,'ill all be c<?ilec from a master program at cOT:lpilation time. Hi.>.h-lev>!l commands 
a:".G assembly lar.:;uage instructions T:'I..1)' be mixed f'reel), in the master pro~ra:'ll. 
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Durin? com,,;'lation all ,\s!lembly lal'.I;U"re st''1te:!'cnts nre r.>"liSec. c!i.rec~ly to the out-
put file tor,~ther '.,':th ,,:w cor.:."1C'nts, l1ir,h-levcl c:o~,,1":·.c.s ilre cc.c:nc.ed a"d the 
~pprc0'!"~atc block of u.ssc;~bly lu:--';:'JJ.?,e ('.oc.~ 5.s na.sscd to the' ot:tnut fi:(! irl o:'ac:e of 
the co:'<'.c:and, 
As for the se~Ments, ::1.e blocks of code r.ener:lted 1:ly 11 ncster n':OI'.r.~"l must be 
considered as ~~dules and lin~ed accordingly, A further =e{inenent to the system 
cnab:cs these no~~le: to he i~scrtPci as either a sub=outi"e or mac=o in the out~ut 
fila, thl2 distinctio':1 t_'~in~ re~olveC. by the cor-rilei t:?or\ tr.e :il~r.'je!'" 0: calls ma\~c 
to a ~iven suite from one master pr02rar.:.. In :his ~ay :he additio"al code reGuired 
for subrcutil~e cal13 i.s elininatee! \,;:1ere not rec;-...:irec\, althOtl~h SOCle care is r.eedec1 
to ensure that re~isters fro~ one part of the prop,ran are not inadvcrtantly 
corrupted. 
II further stage ~hich is necessary to resolve the confli.ct hett~een efficiency and 
ease of use is one of 'ore-computation' on the master co:;;nu::e~. For cxn!:",oje, a 
digital fi~ter routi.ne "'ill require the provision of certai.n coefficients \.]r.ic:, are 
derived by an indirect, hut well definec., procedu~e from a pri~ary snecification. 
It is too much tc expect the inexpert user to perf()rl'1 this ca~c\llati or., so the 
system must be capable of workin~ fron nrimitive data (such as tyee o! filter and 
cut-off frequency) and produce an annronriate data table ready for insertion into 
~he efficient code .:It t1-.e asse:Tlbly' stahc, 
Another ic!·.portz.nt considerati()n is the defbition of data areas. These. '.,ill 
normally bo: required to be ~ccessi~le from several different monules ~enerat~d fo~ 
the prof,r?Cl. i .. s a rc~ui t they too \"'lUSt be cons:.cered ;l.S modules and soeciflC'<'! as 
such in the master pro"r,,'-:,. II'. this mar.ner the ot':":er module~ ~.ay trm~sfer data to 
and from the various data areas. The nrogran~ing system is o~tlinec in Figs. 2 
and 3. 
USING THE SYSTE:~ 
It is now possible "'ith such a system to gene-rate efficier,t ~rol;ral':",s quickly And 
easily wit~ a f.1ir:y 1im~ted ?roqra","",:i.n~ i-:nowlcc!re. It is abo nossiblc to 
clescri':Je and define a gi~'en instrur.lent <:IS a concatenAtion of 'sta"darci so:tt,'are 
blocks', i.e. to realise an instru~e"t in the form of a nrogra~. The ?roble~ has 
now be come one of modularis ing the ?.rogrG.rnlinf, t<:lsk, and this shou Ie be approached 
as fo 11ows: -
(i) 
(H) 
(iii) 
(iv) 
analyse the problem to be solved and draw-up a scheme of basic 
requirements 
identify where standard modules may be used 
try to identify any r..oC:ules which should be .... ritten as' standard 
modules in the remaining code 
w~ite the program ~ccordin~ly. 
The third stage of the prOc~sG is probably the mOGt difficult of the four. It is 
no lonp;er sufficient to think solely in terms of subroutines, the code ::-.I;st be 
written as a subroutine suite to~ctller .... ith a cO:1.trol scgr.:er,t. Further, the suite 
r.:ust be s~r.mented carefully if it is to produce eff:cient code and be released for 
general use. It is very adv~~:agco~s to have a soft.are specialist available for 
this stage who cen produce the neccss~.ry programs. 
ITS': PROCED'JRES 
Once the pro~r~~ hes been produced it must be asscm~led and then tested as 
thoroughly as possible befo~e use. It is al .... ays a difficult problen to test real-
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t:m~ pror,rams but a ~reat deal can be achievee if comorehe:lsi\'e :simulator facilities 
arc ~,vailable. 
Sl~~:~rors are ~vniln~le for bot~ pr0cessors used in the RS~'s, the one for the 
Fl.,--:~,:' b~ir.\~ i:--.s:;;.llcc on :r.e ~IOSt. COi..nuter. T'r,~s ~.::~:?S ~e~t~~c: \·crv cor.·l~r.:c~t 
s~:-.ce :':10 n'ro~r3::1S :7'.ay be ?rep~l!"'ec, :~stec. anc :i!13l1y tr3:ls:f'!rred t~ the :100L 
"j:1s(:c ~SP ::.1: 0:1 ~h~ s~rne 171r.S:C~ CO='1~)ute-::-. This slrr,ul:l';or has ti~ir.~ t.:"aces 
rrovidec, "'hich n'~>.e it poss:'ble to ident:'fy notc:lti:J.l real-ti!:'.e bottlenec~s that 
co~ld caus(! the system tt' fail ilt run tirr,e. n=:e such ~ot:lencck ~av a:-ise :IS a 
rC$ult of th~ cxe~u~ion speed of a soft~~are ~od~lc (e.~. ~ulti?ly) ~~d i! this is 
th" case th" user m.1y repl:lce this rc;,ltine ..,ith iln o:>ti.onal ::llu'!-ir. harc\.Iare rr.odule 
an": as~oci?:ed c071trol program. Se':eral of t:-:ese h~.;."G\'·a!'e rr.ocu:es have been 
developed and otoprs are under consideration to relieve current~y icien:ified 
?rQb:e~ areas, e.~. mUltiply. divid~, FFT. 
A furt~er aid co t~stin~ is to keep the ~SP connected to the host computer After the 
?rC~r3~ h~s b~e~ crans!erred, and run the svste~s in a hierarchicnl ~ode, with the 
hos~ conputer in overall control. ~~is en~bles t~e pro~ran to be checked ~~ile it 
is act~nlly res~riin~ n~d =unni~g in ~he RSP. Fo~ :his p~=pOSQ a~ a~-line editorl 
control:er is b~in~ develo?~d and is at a fairlv advanced sta?e. This enahles the 
hos: ~on~uter to ed:': directly into the store o~ the ~s~ and ~o control its 
ot'e:-ation, e.~. to sine-.le stC? :r.c ~SP through the progra:':l. \';e feel this · ... ill 
prove almost l~dis?ensible duri:lg the fault findin~ phase. 
APPLICATIO~S 
The applications envisaged for these software defined instruments are m~~y and 
diverse. The devices an be:':'l.~ Gcvelopcd pri:tarily for use i:l conputer-aided 
!:\C:lsuremC:'lt pro'::l:c:-:\~ in the research field, but t:'ey could also prove extrenely 
uscful for i::.dt;:;trial anplic3~ions. '::"'0 exam:>les \,'ill be ?iven to illustrate the 
j'lvv.'cr u[ :::1(: tcchniC:l:e desc.ribed; ~oth are in the medical field. 
H,e first 0: thesa ari.ses in post-operative intensive care situations where various 
:)drii~eters n1.1st be :':c:pt 1.1nder CO:1sta::.t s'Jrveill:mce, e.~. he<!rt-rate, blood 
~:essuret rcs?ir~:.:i0:'. r.:lte t_tc. ~~Ot a:1 of these '!',<rill requir-e r.lo:-l1.tcring for fii:.y 
;i.vea patient .'1:'.c to 'Drocuce t:,c rec;uirec instru~er.t the t:ser '.Jould "rite a master 
?Tof.ram \,·~th t:1C necessary high-I.c·lei: calls ar.C: associated para::-,etcr3 (e.~. u?per 
a~d !ower sa~ety li~its). A sui:able war~i~~ routine should also be se!ectcd ~hich 
r.\ay be ca; lee by ::;r.y of the other :::ocules should the:'r in?uts \:;0 out of ranf',e 
(:'.e. s?ecifieci li.:::its). 
The T:l:l:hin(! code DrO(i'Jcec WCl1.1:d the::. be loaded into the baslc harcware unit and the 
various ?eri~hera~s (transducers) a::.d associated control units rec;uirec, plugged i:l. 
:~C'nc.:: the i:'.stru;;:(::,.: nay be reconfi~urc:d very q'..lickly anc easily '~'hich is cssen:ial 
fo~ this type o~ a,plicatio~ 3S it ~us= he ready for use as soen as the 9atient 
lC3vcs t~le o?er~ti~; theatre. ~~:c~ the ?3tient h~s no further need of the ~~vice 
:.~ ::-.::y ':le re::lO\'ec .:1:'lC c;uic',,~y r,::cc:1fi.~urec., peri1.:1PS for a comp:'etely different 
ty~e 0: tas"o.. Ecr.:e, t'r.ese instru:r.ents can provide a v<:ry ef[icie:lt and cost 
effec:ive solution to t~is ~ernacdi:'lR problem. 
The s€.co:"d applic<ltion to '.Je cO:'l.3idered is the use of this technique in 'the detectior. 
of the onset 0: epileptic att.:1~ks. 
E~ilcptic nttacks nre cha'::af"tP!'isco by a distinctive p':.~ccurso~ :n the ~lcct~ical 
activity of the ~:-ain. T~e ~r~cu!'sor is usually r~ferred to as a spike-and-wave 
c~:c,ple>: as :his is che .lppe;:r~!'.ce it has or, an e"lectroencepha:'ograph (e.e.g.) of an 
c?il.::?:ic patient. 
T~c S?~~~-~~~-~avc co~?leyes are all si::-.ilar in nature but differ greatly from 
po:ic:'t co ?a:;:'e;1::; ti'is !'.e~cssitntcs the usc of a 'person3lised' ins:runent. It 
i~ possi':l:e :0 :lassi~1 the :ed~u!'es into various groups and produce sta::.c.lrd modules 
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to ~rt~rt the scccif!cd feat~rc for c~ch. The lcn~th of e~ch ~ndulc (and hence its 
excc~:tiC'ln s?t!eci'l d~~'i!r.Js UPGT". t~it~ br0~c:'\P5$ 0: thr c~r1sc;iflC:tLi(Jll. [07 t~::'C~. 0'!"~'.1"'"'. 
The. fT10rc s:)ec:f:c t:-Ie \~cf:nltlr.t: ':l:"pli~c. to t;iC cetection 2ecision T)roccss t~~.:! :c;}'.<)~t~r 
the CO:1C beco~!es. C.i!'"~:S nCt~G~d, :iO'.·:0ver, as .;. no:~,: ~,.Jill hI: rC.:lchc>c ',·<~e'!"e ~!1C' 
?<lticf'I.t r ... 1Y :,'111 into c;c\'~:".Jl of tres~. j!.t"O\!i15, rcq\':.!'5.':1~ t~.:':t c1 :;u~·;"')c": 0
' 
t':~~se 
s~"'l.Jlcr r.lo,,~u1~s b(! C'.0~nilcr: [O'!" ,1 cc\~:)1ctc c:ac;sjf1c:l,::io"::. 1':ds ·can 1l'.:1r! to lc~s 
c!ficirnt code being ?roduce~ th~n that arisinR froM less rl~nrously defined Iroucs. 
The oriRinal classification could be r.~d€ by ~ visual inscection of the c.e.l. 
record or by c()\,:Dlin~ t:-.c pat:'ent to 50~:C larr:cr co~pute:: I.:hich [\,:n" a co:-:plete 
?attern reco~nition and classifica:ion routine. 
This is a w',ry co~r>le" problem and wi 11 require cClnsicer.lble ~rl)zr.:l~in~ e"fort to 
provide a solution of' the type outli.ned a\love. One f~C'tor, I.hich mlly justify the 
effort t is our hope t":1at the h:=!.sic hn.rd\.J':tr~ unit C3r. be ri!(h!Cf'c1 to f'1 suf~icie~ti..y 
sll'.all size that it M.:l.y be attilchca, cCl',venientlv, to .:l p<lticnt 1,'110 m",,), then be 
monitored in an environment ,.hich is as near normal as nossible. 
D?Ai,'~ACZS 
It is worthl"hile, at this stage, to conslee:: the potential cl,rll"'oacks of this 
technic:ue. The major obstacle to its successful i.~:'lle!":el',tation is the c:: :~ic\.!ltv 
of persuaa~ng use~s to scene: the extra ti.me curin~ the ini:iBl stR~es, necessarv ~o 
se;r::ent their mod~les a:od write tr,c".', in the fom of a lencr::l sub-:o'..:tir.e suite ;~ith 
an associated cont,ol se~::lC!nt; it is ~t:ch C1uicker to .;rite the l'1od;.:le as a 
sub::outine for 2. :;;iven <,.,plication. A:1oth~r ?ro:-lem is the adoi:iona1 time required 
to test :ul1y and document the subToutine suite for otheT users. 
CONCLl:SIO~S 
If these obstaclcs C.:l. . .. be overcome, ho·~·cver, the t!chr.:quc cC!n be a very nOI,·crful 
tool r,ot onlv in t~c instrur.~ent:atit;l:al :icld b\;t in :l:1V field l07ht',re a SUbTo'.Jt':"ne 
library prov~s useful anc the system to be desi~ned is' constrained by timin~ 
restrictions. 
The main power of the system lies in the fact that it enables engineers, signal 
processi!".,., e,,;:>erts, med:'cs, etc. (i.e. indivLduals ,hose exoertise Goes not lie in 
the so:t~~re field) to pro~ram these devices effectively and efficie~t:), start::1g 
1.]ith only a li:rlited orogra=i:'1g ;':no",lec(;e. It cOoCs, however, recuire a kno~,·:edge 
of the c~?a~ilities ~~ the reod~le3 ~~d the var~ou! constraints i~nosed by the sys~c~, 
e.e. the ma.,<ir:1ur:1 s.:lr.lplin,:: rate n).:lnaw:'dth) obt.:linable ~nd :l!1)' aliaslnr, e:rects 
1.]hich may arise as a result: of this limitation. ::cnce, these dev;ces and the 
progra.'n."7ling syste-::.1 ~re. net inte~~c.cd fo:- usc by the ill-ir~rorr.~d, ~ut rather- to 
provide a powerful tool for those who have a compre~ensive grasp of their O'~ 
subject and a working kr.o ..... ledge of other allie,d fields. 
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4.8 Reliability 
Reliability lS of particular importance to the RSP as 
the portable and miniature versions will have no means of 
displaying or correcting errors when they are disconnected 
from the master computer, having no front panels of their 
own. As a result, some consideration must be given to the 
reliability of the complete system and of the individual 
components which go to make up the whole. The potential of 
possible future developments must also be reviewed in the 
light of such reliability considerations. 
As the complexity of individual integrated circuits 
increases so their corresponding dependability both in 
production (yield) and use (reliability) will decrease, 
although a single integrated circuit should be more reliable 
than an equivalent multiple collection. In the limit, a point 
will be reached at which the failure cost, financial and 
otherwise, will outweigh the utility of the working system. 
Before this unfortunate state is reached, however, there will 
be many devices which are both cost effective and of sufficient 
reliability to be of use. 
The overall reliability of a system may be improved by 
the use of 'redundancy techniques' in which some degree of 
duplication is generally involved. Since perfect reliability 
is a practical impossibility the use of such techniques 
becomes increasingly important. 
The problem now becomes one of how and where to provide 
the redundant elements in order to achieve an optimum solution. 
The overheads involved in the implementation of these tech-
niques are, to name a few, extra material, extra time to 
perform functions, extra power and cooling, more complex and 
expensive design and, very important in this case, added 
weight and volume. 
Another major consideration before any scheme is decided 
upon is the function or functions required of the redundant 
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elements. It must be decided whether they are intended to 
prevent or postpone the occurrence of an error, or to 
circumvent, detect, diagnose or correct an error after it 
has occurred. 
After a careful consideration of all the factors affecting 
the choice of a system for the RSP application it was decided 
that it would be sufficient to detect and, where possible, 
to correct errors after their occurrence. The main proviso 
placed on any design intended to perform this function is 
that it must be simple and interfere as little as possible 
with any constraints imposed by the overall philosophy of the 
RSP. 
There are two main approaches available for the addition 
of 'redundant hardware', one is the straight duplication of 
circuits and the other involves the construction of error 
checking circuits. For the duplication technique a number of 
functionally identical units are placed in parallel in such 
a way that if one fails another may assume full control. This 
involves a considerable increase in the hardware required for 
the complete system, which is an unacceptable overhead. Futher, 
it is aimed more at prevention and postponement of errors 
rather than facilitating their detection. As a result, this 
method was rejected. 
A better solution is to construct error checking circuits 
to monitor activities within the system and to generat~ an 
'error interrupt' should an error be detected. The interrupt 
routine may then effect an ordered shut-down of the system 
and finally stop the processor. One obvious circuit is a 
power-fail detector. Another area in which such techniques 
may be gainfully employed is in the detection of errors 
arising within the memory system. By the provision of a 
relatively simple parity-checking circuit it is possible to 
detect any single-bit errors which may occur as the result 
of a memory failure or noise in the system. A slightly more 
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complex design allows all single-bit errors to be corrected 
automatically and also enables multiple errors to be detected. 
Details of both systems are given in Appendix C, where 
it is shown that a 70 - 80% improvement in r2liability is 
possible. Neither design has, as yet, been implemented but it 
is likely that the simple parity check scheme will be adopted 
as being the most suitable for the RSP. 
Software reliability can be of equal importance to the ~ 
hardware reliability of a system. This is a subject in its 
own right and numerous publications appear each year on 
various aspects [33] [34] • Two useful definitions arising from 
one such publication ~3] , which together serve to specify 
software reliability on a broad basis, are:-
Correctness - a program is correct if it performs 
properly the functions that were intended and has no 
unwanted side effects. 
Robustness - a program is robust if it will continue to 
do something reasonable in the presence of environmental 
changes (such as hardware failure) and demands (such as 
incorrect data) that we're not foreseen. The terms fault-
tolerent and error-resistant are often used to describe 
this property. 
Although no attempt has been made to incorporate any software 
reliability scheme, the overall concept was borne in mind 
when programs were prepared. Such simple precautions as 
performing branch operations on positive or negative results 
instead of zero conditions are included whenever possible as 
this can considerably increase the program reliability. 
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Before any method of detection can be decided upon it 
is first necessary to set up a suitable mathematical model 
to specify the required features of the signal. Obviously, 
the model will be an approximation, the quality of the 
approximation determinning the accuracy of the detection 
process. Various models have been proposed and used as a 
basis for detection, with varying degrees of success. 
Epilepsy is generally characterized by the appearance 
of sharp spikes in the EEG record (Fig. 5.1). Of particular 
clinical interest is the spike-and-\.vave discharge in which 
the spike is followed by a low-frequency (slow) wave of , 
fail:Jy large amplitude (Fig. 5.1). Host epileptic discharges 
are of this form although individual sharp waves are 'possible. 
The spike-and-wave model '.vas used by Binnie and Lloyd [13] as 
the basis for a matched filter detection scheme (see Chap. 2). 
Unfortunately, the matched filter approach met with 
very little success. A possible explanation for this failure 
lies in the fact that for the simple matched filter, any 
noise component is assumed to be random and completely 
uncorrelated with the sought signal. For the EEG case, this 
means that the whole of the record between the spike-and-wave 
features must be considered as white noise, which is defin-
itely not the case. Although much of the signal appears 
random and uncorrelated, certain periodicities are evident 
(e.g. alpha-waves), particularly during periods of abnormal 
activity (e.g. slow-waves) \vhich are the periods of interest! 
This fact can be demonstrated quite conclusively by a study 
of the autocorrelation functions of typical sections of EEG 
record. 
To produce an autocorrelogram of a waveform the input 
signal is multiplied by a time-shifted version of itself, 
over the length of a record, the period of which must be 
greater than the autocorrelation lag. If stationarity is 
assumed (see later) then it can be shown that (351 for a 
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Figure 5.1 Typical spikes occurring in the EEG record. 
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periodic waveform x(t), the autocorrelation function can be 
expressed as:-
T Rxx ( T) = 1.. j x ( t) . x (t + T). d t 
2T -T 
where Tis the delay period and 2T the period of the complete 
record. This can be expressed in discrete form as:-
N 
Rxx(T) = II x(i).x(i + T) 
N i=! 
where N is the number of samples in the record. 
A correction to the basic equation is required for 
finite length records. The normal method employed for digital 
implementations is to limit the range of values for Tby 
truncation. The autocorrelation function is then expressed 
as:-
N-T 
Rxx(T) = 1 Ix(i).x(i + T) 
N - T i=! 
Alternative, more complicated, methods may be employed such 
as the use of window functions (see later), WeT), designed 
to taper the signals thereby reducing their contribution to 
the average as T approaches'N. 
The above equation assumes a zero mean value, which is 
not the case for EEG records (see Chaps. 6 and 7) and so a 
correction is required:-
where the square of the mean input value is subtracted from 
the mean value autocorrelation function. 
The above algorithms were implemented on the Gimini 
prototype system and the results obtained are as shown in 
Figure 5.2. The 10Hz sinusoidal input was used as a test for 
the autocorrelation routine which appears to be functioning 
correctly. The noisy appearance of the waveform is due to 
'processor noise', introduced by the Gimini microcomputer 
while it is dumping the results. 
The autocorrelograms show that there is a certain amount 
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Figure 5.2 Autocorrelograms of various waveforms. 
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of correlated behaviour for the abnormal record analysed 
in Figure S.2.b but this disappears in the grossly abnormal 
record of Figure S.2.c. This result is completely consistent 
with the findings of Binnie and Lloyd [13) who's matched 
filter performed best with grossly abnormal records. The 
final autocorrelogram is that of a normal EEG record (eyes 
closed) in which the effects of alpha activity can be clearly 
seen. A program listing for the autocorrelation routine is 
given in Appendix D. 
Whalen [36) gives an analysis of the matched filter for 
use in non-white noise, yielding:-
f~ho(Z).Rn(T- z).dz = x(T - T) 0 (T(T 
for a filter ho(z) in noise having an autocorrelation function 
Rn(T). It is felt, however, that a great deal of time and 
effort would be required in order to realize a filter of 
this type which, when complete, may still not be capable of 
dealing with the obvious correlated behaviour. Further, the 
implementation of these techniques is likely to place a very 
heavy computational load upon the processing system, which 
could rule out its use for a real-time analysis. 
The matched filter also suffers from other major disad-
vantages, which tend to make it unsuitable for the present 
application. The most serious of these disadvantages is the 
difficulty experienced in the formulation of a suitable model 
with which to represent the abnormal epileptic activity. For 
the matched filter to operate correctly a concise and rigor-
ously defined model is required which will, in general, 
necessitate the formulation of a new filter for every patient, 
since epileptic precursors and background activity can differ 
greatly from patient to patient and may, in some cases, vary 
considerably within the record from a single patient. Great 
care is also required in the interpretation of results from 
a matched filter, since the filter tends to reinforce any 
assumptions made about the signal in order to formulate the 
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matched filter function. 
In view of all of the problems associated with the 
matched filter approach, it was considered to be an unsuitable 
vehicle on which to base the EEG analysis system. 
The basic problem prohibiting the establishment of a 
suitable mathematical model is one of definition. The official 
definition of an abnormal epileptic discharge is ' •.•• a wave 
distinguished from background activity and having a duration 
of 1/12 sec~ or less' [37]. As observed by Smith[12] the clause 
'distinguished from background activity' in the definition 
hinders the design of an abnormal spike detection system. A 
trained electroencephalographer frequently finds it impossible 
to conclude whether or not a spike-like waveform is abnormal 
if only one or two minutes of record are available, on which 
to base the decision. 
Discussions with trained personnel at St. Bartholomew's 
Hospital (London), have borne out the above statement; indeed 
the whole detection criterion used by human observers appears 
to be based more on an acquired, intuative decision making 
process, rather than a formalized one. 
It was during these discussions, and the initial phases 
of the development of the detection system that further 
complications began to occur. The first of these problems is 
the distinction made between a spike and a sharp wave. Both 
are abnormal, but the sharp wave is defined as ' ••• a wave 
distinguished from background activity with a duration of 
more than 1/12 sec. and less than 1/5 sec.' [37]. Typical 
examples of sharp waves are given in Figure 5.3 together with 
a spike for comparison. It is evident that the sides of the 
sharp wave are as steep as those of the spike, the only 
distinguishing feature being the sharpness of the apex, i.e. 
the time (or number of samples) taken to change from a 
positive-going to a negative-going slope. 
For the purposes of the present research, it was decided 
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thQt the analysis should be confined to a spike detection 
scheme and that sharp waves should, at present, be rejected 
by the system. 
Figure 5.3 Typical sharp waves (with a spike (c) for 
cOffip2.::-ison) • 
A second problem arises as a consequence of the manner 
in which the EEG signals are derived and referenced. Consider 
the example of two signals, given in Figure 5.4, where two 
methods of derivation and reference are shown. In Figure S.4.a 
a co~~on reference electrode is used (common reference method) 
but in Figure 5.4.b, each electrode is referenced with its 
adjacent neighbour (bipolar method). The most commonly 
employed method is that given in Figure S.4.b, and the records 
to be analysed were derived in this manner.' The use of this 
method can give rise to some apparently abnormal features in 
the EEG recor,d (Fig. 5.5). Such behaviour is not , however, 
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abnormal and arises as a result of the reference method used. 
In fact, it nerely shows that there has been a large positive 
(surface negative) shift in the signal at the reference elec-
trode. 
\ 
\ 
\ 
\ 
a) Common reference 
, ~/'1 
, I , 
b) Bipolar 
Figure 5.4 Methods of signal derivation. 
40~V 11... ___ ---., 
O.5sec. 
-
Figure 5.5 Apparently abnormal EEG activity, ar~s~ng with 
the bipolar method of data acquisition. 
The final problem is that of electrode placement and 
associated artifact problems. An internationally agreed 
~tandard defines the placement of scalp electrodes, as shown 
, 
in Figure 5.6. Muscle artifact may be present on all inputs, 
but the frontal electrodes, in general, present the major 
problems, due mainly to eye movements. The normal form of 
artifact is a b~rst of very sharp features in the record 
(Fig. 5.7) which it should be possible to reject with a 
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Figure 5.7 A typical burst of artifact behaviour. 
suitable algorithm. A more troublesome form of artifact 
behaviour is described by Maulsby [38] and is specifically 
concerned with artifact introduced by eye movement (Fig. 5.8). 
It is felt that little can be done to reject behaviour of 
this type without degrading the overall performance of the 
spike detection system. Maulsby [38) states that ' .•. spikes 
and sharp waves of cerebral origin always occupy a definable 
electrical field on the scalp and should always be seen in 
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two or more nearby electrode sites'. Hence, one possible 
solution to this problem may be to use the signals from 'two 
or more electrode sites and base the detection criteria on 
their joint behaviour. 
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Before a model is finalized, another observation of 
Smith et al[39] concerning EEG analysis was noted; ' ••• Almost 
all of the effort is concerned with a frequency decomposition 
of the EEG (i.e. an analysis of the inherent periodicities). 
Although this has provided considerable information, many of 
the significant patterns are aperiodic .••. To detect these 
waveforms, different data-processing techniques must be 
employed' . 
This comment adds weight to a personal conviction that 
a time rather ttan a frequency domain analysis of the EEG is 
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likely to yield Dore profitable results. 
The reasoning behind this opinion lies in the fact that 
the EEG signal is non-stationa0~, or time-varying, and this 
presents certain problems, particularly for frequency analysis 
schemes. In the real world, time invariant, or stationary, 
processes are seldom found but many vary so slowly with 
regard to time that they may be considered as stationary in 
the short term. 
A stationary process can be defined as one for ,vhich 
the statistical properties of the signal do not change with 
time[3S]. This is the strict definition of stationarity, a 
more general definition is that the mean and variance 
estimates of x(t) do not vary with time. Signals of this type 
are generally referred to as 'weakly stationary processes' 
but for most practical purposes can be considered as if they 
were completely ~tationary. 
Wide-sense stationarity can be defined by saying that 
a process is stationary if the expected value is a constant 
and the autocorrelation:-
Rxx ( t 1 ", t 2) = E { x ( t 1 ) • x ( t 2 ) ~ 
can be expressed as a function of one variable, the time 
difference T = tl - t 2 [2l1:-
Rxx ( T) = E { x (t + T ) • x ( t) } 
where Elx(t + T).X(t)} represents the ensemble average. Note, 
the expected value, Elx(t)lequals a constant. 
It is knmID, hmvever, that the statistical characteris-
tics of the EEG may change appreciably with time, depending 
upon the state of the subject (e.g. eyes open - eyes closed) 
(Fig. 5.9). 
Campbell et al[40] concluded that the EEG record was 
non-stationary over the 60 sec. epochs they used and Elul[4l] , 
using 2 sec. epochs, found that the resting EEG followed a 
Gaussian distribution"for only 66 percent of the time and 
this fell to 32 percent d~--+::-"L1)g the performance of an arith-
r 
metic task. Hl:Der et al [L;.2] suggests that even for 1 sec. 
epochs, significant nQn-stationarities can be revealed in 
EEG data by the use of bispectral analysis. 
ALERT 
AWAKE 
I~~~~\ 
DROWSY 
~I 
, 
ASLEEP 
iL..-.-------J1 
ASLEEP 
1" OO /JV I I Second I 
I':C. 5. 9 CHANCl~S II' THF. NOR:-':AL ZLECTROE~CEPHALOGRA~! 
DtlR[!'\G AI.ERTNES~, Rl:'LAXATIO~, :::lROWSrNESS AND :'WCTUR:>1AL 
SLEEP 
Th~ dclt:t activity i~ usu:\!ly stell in thc c:\rly p:l.:'t of the night. The 
'spiml!in;;' superimposed on the slow wa\'cs :s ch:\ractcris~ic of this st:lgc. 
As the duration of sleep ICllqthc;,s thcse ic;\turcs tend to drop out :\s shown 
In lat: lowest strip. 
Kawabata[43] recognizes the problem of non-stationarity 
but then proceeds with a frequency domain analysis and a 
discussion of how the inherent difficulties may be overcome. 
Various techniques may be employed to deal with non-
statio~ary processes which range from the assumption of a 
piecewise stationarity to the application of advanced 
mathematical nethoos[3S1. The mathematical methods provide 
for a tl.o:-e rigor-ous 2.nalysis of d:e s~_6nal but unfortunately 
tend to generate prl-y,s::"cally neaningless res'J.lts(e.g. a t\\~o-
i'. , .... 
'\ / 
'-'-
.. 
dimensional power spectr~m) [35]. 
The piecewise approximation makes use of the assumption 
that if a continuous record is divided into a number of 
sufficiently short sections (in time) each section may be 
considered as a stationary signal [351 (Fig. 5.10). Obviously, 
the choice of value for <1T is of great irnpo'rtance and will 
be fixed by the rate of change of the signal parameters 
with time. 
Ampl. 
Figure 5.10 Application of the piecewise approximation. 
The uncertainty principle (see later) precludes the 
formation of an instantaneous spectrum, although the idea 
of a changing, short-term spectrum is often used to give a 
three-dimensional representation in the w-t plane[3S]. For 
all but very slowly varying processes, though, this repre-
sentation is likely to be fairly crude (21] . 
Heisenberg's uncertainty principle states that uncert-
ainties involved in the specification of t,vo conjugate 
characteristics can never be less than a constant. By the 
use of the Schwarz inequality [L,,4] , this can be expressed:-
where E and t represent the energy and time respectively 
and h is Plank's constant. From the above relationship it 
can be seen that as one of the conjugate variables is 
specified more precisely, e. g. if ~t -+ 0, then the uncertainty 
of the value of the other, ~E, becomes correspondingly 
larger. 
Frequency and time form such a conjugate pair in signal 
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analysis, a fact which may be illustrated by a consideration 
of a typical signal processing operation, e.g. a filter. If 
a direct filter implementation is assumed (see Chap. 7) and 
that a measurement has been performed at time 8t before t 
and a further measurement, taken at time t, is to be 
statistically independent of the previous measurement at 
t - 8t, a zero memory system is required. To achieve this, 
the filter must not contain any information from the 
previous measurement, i.e. its output must fall to zero 
during time 8t. 
As the time between samples, at, is decreased (i.e. 
8t .... 0) then the Q-factor of the filter must also tend to 
zero, in which case the filter will be of infinite bandwidth 
and it will not be possible to discriminate a particular 
frequency, f. Similarly, if the filter 1s required to resolve 
a particular frequency, f, an infinitely narrow filter and 
hence infinite Q-factor is required which implies an infinite 
memory filter[35]. 
The interdependence between the time and frequency scales 
can be expressed in a more rigorous form, from a consideration 
of the basic Fourier transform. The Fourier transform of a 
signal x(t) is defined by:-
3 [x(.t)] = x(w) = ())x(t).e-ilA.lt.dt 
-00 
If the variable in the time function is multiplied by a 
constant this will have the effect of expanding or contracting 
the time scale, depending upon whether the magnitude of the 
constant is greater or less than unity. The Fourier transform 
of the scaled time function is:-
,J[x(at)] = I:x(at).'e- iwtft .dt 
and changing the variable of integration to A= at :-
r 
a >0 
If a is negative, which would correspond to a reversal 
of the time scale, the limits of integration will be 
reversed when the variable is changed:-
a< 0 
These two results can be combined in one expression:-
ffl x(at)1 = 1 
la\ 
Thus, it can be seen that as the time scale of a function 
is contracted, so the frequency spectrum is expanded and 
vice-versa. The liial term is necessary to maintain the 
energy balance between the two domains. 
There are, however, ·certain problems involved when 
strict limits are imposed on a signal. The formation of a 
finite record, x(t), in the time domain, for example, can 
be considered as equivalent to the result of multiplying 
an infinitely long random signal~ yet), with a finite 
rectangular window' (Fig. 5.11). The finite record inevitabl,y 
begins and ends abruptly and this introduces errors into 
the signal, i.e. additional frequencies (side-lobes) will 
be added to the original data. 
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Fig. 5.11 Equiv:lient finite length record. 
These effects can best be explained by a consideration 
of the very important Fourier transform pair, the block 
function:-
b(x) = U(x + 1/2) -. U(x - 1/2) 
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r 
and sine function (sin x)/x, which are Fourier transforms of 
each other (Fig. 5.12)[45]. 
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If a sharp band limit is imposed upon the signal (i.e. 
multiply signal by b(w) ) the effect is to convolve with the 
oscillating sinc function in the time domain: Gibbs phenomenon 
[46]. Equally, if a sharp time limit is imposed, the effect 
is to convolve the sine function in the frequency domain 
(smearing) [351 • 
The principal effect of this behaviour is manifest as 
a 'leakage' of energy from individual frequencies into other 
adjacent frequencies. Various techniques are employed to help 
minimize the effects of this leakage, many of which make use 
of \vindow functions to modify the signal. The purpose of 
these window functions is either to smooth the response in 
the frequency domain or round the corners of the block 
function in the time domain. 
As an example, consider the low-pass filter:-
H(z) = 1 z + 1 + 1 Z-1 
4 2 4 
Its effect in the frequency domain is:-
The Hann window, as an example, operates on a reversal of 
this arrangement; the low-pass filtering operation is 
performed on the ordinates of the spectral estimates as 
though they constituted a time series. This is exactly 
equivalent to multiplying the time data block function by 
the cosine bell function, expressed earlier for the frequency 
domain [21] . 
Numerous types of window function are available, e.g. 
Hann, Chebychev, Parzen [35] [49] all offering different 
advantages and disadvantages, the choice being determined 
by the result required. It is proposed that no window 
functions shall be employed for the present analysis and 
so the subject will not be pursued further, at this stage. 
It is possible, however, that the problem will require re-
evaluation at a later date, after the preliminary studies 
have been completed. 
If the features of the EEG signal to be detected are 
now considered, the choice of a time domain analysis becomes 
obvious. To summarize, the sought features are sharp spikes 
in the EEG record which are almost invariably surface negative 
in polarity [3@. A spike may be defined as having a definable 
base of 1/12 sec. or less. Many spike, and sharp wave, 
discharges are followed by a slow wave or a series of slow 
deflections. This, however, is not always the case and so 
will be omitted from the present model. 
Clearly, if the spike detection process were considered 
as a frequency domain problem, a fairly precise frequency 
'window' must be specified which would necessitate the use 
of long periods of EEG record. As discussed earlier, it is 
desirable to be able to consider the EEG signal as stationary 
and, for this assumption to hold, fairly short records (1 sec. 
or less) must be used. The non-stationarity problem places 
certain predefined restrictions on the value of ~t and it 
would seem logical to consider the whole spike detection 
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problem as a time domain problem. This will mean that ~t 
must be defined more precisely, at the expense of frequency 
information, and it becomes possible to perform the analysis 
over very short time periods (see later) which will further 
improve the stationarity assumption. 
Carrie [llJ used a method based on a running mean of the 
input EEG signal (see Chap. 2). The running mean performs 
an averaging, or low-pass filtering, operation on the input ~ 
data by the formation of an output sequence from an unweighted 
average of several consecutive input samples:-
n-l 
Yk = 1:.2: x k - r (i) 
n r = 0 
which, via the use of the z-transform (see Chap. 6) may be 
expressed as:-
n-l 
H(z) = !I z-r (ii) 
n r= 0 
This represents a non-recursive filter and may be computed 
more efficiently if expressed in a recursive form [2l} . The 
geometric progression of equation (i) may also be expressed 
as :-
H(z) = 1 1 - z-n (iii) 
n 1 - z-l 
for which the inverse transform is:-
Yk = Y k-l + 1:. (x k - x k- n) (iv) 
n 
The choice of value for n does not appear to have any 
formalized basis and is more a trial and error decision. 
Obviously, as the number of samples, n, is increased, so the 
amount of filtering will be increased. If n is made too large, 
problems will arise as a consequence of the non-stationary 
character of the EEG waveform and, further, in extreme cases 
the degree of filtering may be so large that the spike features 
may be removed altogether! Equally, a reasonable value must be 
chosen for n if the running mean is to perform any useful 
filtering, or averaging, operation. 
Other problems associated with the running mean type of 
filter become apparent 'when the effects of the operation are 
considered in the frequency domain. Substituting z = eiwT into 
equation (iii) yields:- • 
H(w) = 1 1 - e- njwT 
n 1 - e- jwT 
= e-(n-l) jw 3 sin(nwT/2) 
nsin(wT/2) 
The exponential term is the phase term and since it has unit 
modulus, the effect on the amplitude is given by:-
, 
IH(w)\ = sin(nwT/2) 
nsin(wT/2) 
= sin(7tnw/ws) 
nsin(7tw/w s ) 
An examination of this function shows that IH(w)I-1 as 
w-O, so zero and low order frequencies are unaffected. The 
behaviour over the rest of the spectrum is determined by the 
zero values of w/w s at l/n, 2/n, ..• Cn - 1)/2n, for nodd, 
and l/n, 2/n, •.. 1/2 for n even. The numerator is periodic 
but the denominator steadily increases as w/ws -+ 1/2 and the 
resultant effect is the formation of side-lobes of decreasing 
magnitude (c.f. sinc function). Hence, although the running 
mean provides a form of low-pass filter, the elimination 
of frequencies beyond the cut-off is not absolute. Some 
frequencies will be removed completely whereas others will 
be only partially suppressed. Examples of H(w) for two values 
of n are given in Figure 5.13. 
The idea of a running mean, or moving average, is an 
attractive one when the phrase ' ••• a wave distinguished from 
background activity •.. ' in the official definition, is 
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formula for II = 5 and 11 = S. 
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considered. Carrie reports that good results were obtained 
(i.e. a close agreement was obtained between the computed 
results and those from a human observer), but it is considered 
that the running mean represents a very poor form of 101,]-
pass filter and that the method is unsuitable for the present 
analysis. Assuming a filtering operation is required, it is 
the author's opinion that a much more precise and well 
defined digital filter will be required if the results are ~ 
to have any significance. 
The mathematical model to be used to represent the spike 
feature is similar to that used by Smith ~~ and is basically 
a triangle (Fig. 5.14). It comprises a smooth positive-
going slope, over m samples (equal time divisions) followed 
by a smooth negative-going slope of'n samples (n.b. this 
corresponds to a surface. negative spike). If the rate of 
change of slope of these two edges with respect to time (oy) 
exceeds a preset level and the total number of samples (m + n) 
is less than a second preset value, then the feature may be 
classified as a spike. 
A 1 
\ ~Yr - height of rising edge of 
spike 
6Yf - h€·ight of falling \:'dge of 
spike 
6y - change> in mcgnitude per 
unit time 
T - one time division (i.e.1/w<:: 
.. 
m - number of samples on 
rising edge 
n - number of samples on 
falling edge 
Figure 5.14 Model of spike waveform. 
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Considering one edge, from Figure 5.14 :-
ily = m.8y 
and from the definition given earlier, the period 0 - m 
must be 1/12 X 1/2 sec. or less (the 1/12 sec. period refers 
to the complete spike, so for one edge this must be halved). 
It is proposed that a sampling rate of 500Hz be used, so each 
time division corresponds to 1/500 sec .. If, for convenience, 
the period 0 - m is taken as 1/25 sec., then:-
Hence:-
m < 500 
25 
or m ( 20 
which sets two criteria on which to base the detection 
algorithm. Both are dependent upon the value chosen to 
represent the peak amplitude of the spike (~y), since the 
minimum value of ~y will set a lower limit for m. 
The only suitable method for the selection of the value 
of 6y is by a visual inspection of a number of abnormal 
records to give an estimate and then by a series of tests 
in which a spread of values around the estimated value are 
tried. 
For the purposes of testing, an FM tape recording of 
actual data was used, in which the signal had been amplified 
to 0 - 2.0V in amplitude. From an inspection of six such 
abnormal records, sharp spikes· varying in amplitude from 
0.3 - 2.0V were observed. The lower input value sets a 
minimum value of:-
y = 0.3 = O.OlSV 
20 
for the difference between successive samples. 
If the output is not to be noise dominated, a ten-bit 
analogue-to-digital converter·will be required which would 
quantize the input in lmV steps. The system to be used is 
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equipped with an eight-bit analogue-to-digital converter (see 
Chap. 6), w~ich gives a quantization step of lOmV, and so 
the basic algorithm will require some modification. Basically, 
what is required is a means of increasing the value of 8y. 
A simple method of achieving this aim is to decrease the 
sampling frequency. A sampling frequency of 250Hz is regarded 
as a minimum for an accurate representation of the input 
signal (which is band-limited to 70Hz). This gives a value 
of 30mV (i.e. three input levels) for 8y. 
This is not, hOlvever, considered a very satisfactory 
solution and it is probable that this simple modification 
will prove inadequate and that the algorithm will remain 
very noise sensitive. As a consequence, an alternative method 
was sought. One such method of increasing the magnitude of 
the spike activity, in relation to the ongoing background 
activity, is to perform a differentiation operation on the 
input data, which will yield a different model for the 
detection process. 
Unfortunately, past analysis of the differentiation 
process suggests that the resulting output will contain a 
considerable amount of high-frequency noise (see Chap. 6). 
This arises, again, as a consequence of the input quantization 
errors. It is therefore usually necessary to follow the 
differentiation process with a low-pass filtering operation 
to remove this noise, before any spike detection algorithm 
is applied (see Chap. 7). 
The differentiation process will produce a spike for 
any high-frequency edge, the polarity of the spike being 
determined by the polarity of the slope. A spike in the 
original signal will be represented as a double spike in 
the differentiated output, of opposite polarities (Fig. 5.15). 
The use of this technique suggests a possible method 
by which the detection process may be simplified considerably. 
A simple level detection process applied to the differentiated 
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Figure 5.15 Effect of differentiation p:::-ocess on spike 
(triangular) . ... lnpu,-. 
and filtered ,.;ravefo:::m ITl2.y be l..:sef"Jl in isolating the edges 
In the original record f~o~ the ongoing activity. The use 
of this techr.ique would give an output of the form shown in 
Figure 5.16, for a typical spike. 
If the level is set co~rectly, it should be possible 
to reject any edges which are not sufficiently sharp to be 
classified as a spike edge. 'The success of the method 'viII 
depend upon the ar.1ount of eruphasis given to the spike activity 
over the ongoing EEG activity. As for the determination of 
the value for ~y, an i~spection of experimental data is the 
only suitable method ,.. ., 4- • • or: o.c ,-e1.111 l!lnlng the effectiveness of the 
level detection algorithm (s·:::e Chap. 7). If the method proves 
satisfactory, the complete :::-ecognition algorith~ can be 
reduced to the simple task of ensuring that a positive-going 
pulse is followed by a negative-gJing pulse. The only 
additional requirement is tQ2.~ the cross-over region is of 
a sufficiently short d1lra'c.:_on, \vhicn determines the sharpness 
of the apex, and this may be imple~ented as a simple count 
of the n1lrnbe~ of sc..mple,s be-:'we2.!1 the t,I'lO pulses output from 
the level detector. The 1.l?~)er bound. set on t,l:.is n~J.mber will 
set the <iiscriTin2_'t.io~ and s rJ.8.rp '.\lave s . 
0/. 
j~ 
Input 
Differential 
Level 
Detect ion 
+ 
+ 
Figure 5.16 Effect of level detection process on output 
waveform. 
It is considered that this method of determination of 
the sharpness of the apex is vastly superior to the more 
normal second differential approach. The effect of a second 
differential process would be to provide further emphasis to 
the high-frequency noise, already amplified by the first 
differentiation. This \vould result in an extremely noisy 
output, and make the task of accurate spike detection 
considerably more difficult. 
If the method described proves suitable, the only 
remaining problem is that of 'artifact rejection. As discussed 
earlier, it is a virtually impossible task to reject all 
artifact behaviour, but an attempt must be made to minimize 
the number of false alarms due to this cause. By far the 
commonest form of artifact 1S a short burst of high-frequency 
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activity (see Fig. 5.7). One possible method of providing 
some degree of protection against this behaviour is to 
perform a ,running count of the number of zero-crossings which 
occur in the differentiated signal. When artifact is present, 
this should be increased considerably from the value obtained 
from an artifact-free record. 
It is proposed that the zero-crossing count be performed 
on the differentiated and filtered output rather than after ~ 
the level detection process, since it is probable that the 
difference between the artifact and artifact-free counts will 
be greater at this stage of the operation. The artifact 
behaviour will, in general, be of a much higher frequency 
than the spike activity and the filter will hence tend to 
reduce its amplitude, so that only the larger peaks cross 
the threshold level. As a result, it would not be possible 
to reject the first artifact peak if the count is performed 
on the level detector output, since the detection process lS 
to work in real-time. There is at least a finite probability 
that this first peak may be rejected using the method described, 
since there will normally be' a period of increased zero-
crossing activity before the first level detector output, 
on which to base the rejection decision (Fig. 5.17). 
The next section will deal with the constraints imposed 
on the processes, discussed in this chapter, by the use of 
the RSP for their implementation. 
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d) Spike detector output. 
Figure 5.17 Zero-crossing count method of artifact rejection. 
Signal 
Processing 
Considerations 
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A consideration of the restrictions imposed by the use 
of the RSP must be made before any of the techniques discussed 
in the previous chapter are implemented. Particular attention 
will be given to the proposed differentiation and filtering 
operations, as these present the most demanding problems. The 
major constraints will arise as a consequence of the instruction 
execution speed and sixteen-bit wordlength. 
Obviously, the operating speed of the microprocessor will 
impose restrictions on the bandwidth capabilities of the system. 
The actual instruction execution times of the microprocessors 
considered, are co~parable with those offered by current 
minicomputers. Minicomputers, however, generally offer a higher 
operating speed by virtue of their longer instruction word. 
The power of individual instructions is a direct function of 
the number of bits available for their description. Hence, a 
minicornp~ter with a wordlength of greater than sixteen-bits 
will be able to specify more complex operations as individual 
instructions than are possible with a sixteen-bit microprocessor. 
As a result, the minicomputer will in general be able to 
execute a given program more rapidly than the microcomputer. 
Part of the overall design philosophy of the RSP is the 
provision of an 'add-on' hardware facility (see Chapter 4) so 
that any process that imposes a heavy (time consuming) load 
on the central processing unit (CPU) may be delegated to a 
special hardware unit (e.g. multiplication). However, for 
this particular application the eventual aim is to be able to 
perform the necessary computations in a miniature version of 
the RSP. Therefore, every effort must be made to ensure that 
all the necessary processing may be performed by the CPU so 
as to facilitate. the minimization of the hardware at a later 
date. 
To achieve this goal the real-time processes involved in 
the analysis should be kept as simple as possible and the code 
for their implementation as short as possible (the usual state 
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of affairs for real-time programs). 
The available word1ength also has a direct bearing on 
the accuracy obtainable with the system. The inaccuracies 
will manifest themselves as quantization errors in the 
representation of system coefficients and as rounding or 
truncation errors incurred in mathematical operations as a 
consequence of the need to prevent overflow. 
The use of a sixteen-bit word1ength permits coefficients 
to be specified to one of 65,536 levels (i.e. 1.5 parts in 105 
or 0.0015%) or 32,768 levels (i.e. 3 parts in 105 or 0.003%) 
if the most significant digit- is reserved as the sign bit, 
as is normal. Clearly, it will be possible to describe many 
coefficients to a suitable accuracy within this range but the 
results of any processing will naturally require additional 
bits for their representation. As an example, an n-bit data 
sample mUltiplied by an n-bit coefficient will produce a 
product of 2n bits. The effects of quantization errors in this 
context will depend upon such factors as whether fixed or 
floating-point arithmetic is used and whether, for fixed-point 
work, a fractional or integer representation is employed. 
It is normal practice in signal-processing applications 
to use a fixed-point fractional representation whenever 
possible so that the product of two numbers can be contained 
within the limited register length by truncation or rounding 
of the least significant digits. Note that with this repre-
sentation there is no need to truncate or round the results 
of an addition operation, although care is needed to ensure 
that overflow does not occur (i.e. the result cannot be 
represented as a fraction). For floating-point arit~metic, 
dynamic range can generally be ig~ored owing to the large 
range of representable numbers, but now quantization errors 
will be introduced for both multiplication and addition 
operations. 
100 
6.1 Mathematical ReEresen~~tion 
If a binary nu~ber is considered to be described by n+l 
bits, with the extra bit reserved for sign representation, 
then considering the fixed-point case, if Er denotes the error 
due to truncation (i.e. value after truncation minus value 
befor;;:) then, for positive numbers:-
magnitude before truncation 
i:: 1 
n2 , 
and magnitude after truncation M2 = Iai 2- 1 
where n2<nl . i= 1 
The magnitude of the error Er is then:-
ET = M2- MI 
n2 n, 
= I ai Z-i - Iai 2-i 
i=1 j= I 
:'11 
= -I ai 2- i 
i = n2 ., 
i.e. ET < 0 
that is the error tends to decrease the value of the quantity 
to be represented. 
The position for negative numbers is complicated by the 
lack of standardization for 'their representation. Three methods 
are In common use:-
i) Sign-magnitude in \vhich the most significant digit is 
used as the sign bit (0 for positive and 1 for negative) 
with the rest of the word used to represent the 
magnitude. 
ii) One's complement in which the negative number is 
represented by subtracting the magnitude from the 
largest number representable in the register. 
iii) Two's complement in w;"ich the negative number is 
represented by 2.0 minus its ~agnitude. 
The effects of these different representations on the 
truncation error are given in Table 6.1. 
The rounding process is indep'2ndent of the method used 
to represent negative numbers. The error lS al';,'Jays in the 
~Ol 
range:-
- 1 2- n < ET < + 1 2- n 
2 " L 
i.e. plus or minus half the least significant bit. 
A graphical representation of tl'le effe~ts of the various 
errors is given in Figure 6.1. 
It should be noteQ that, for floating-point numbers only 
the mantissa will be e..ffec-::.ed by trLlr,-cation or rounding errors. 
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i) Sign-magnitude. 
nz n' 
ET = (2° + I ai 2- i ) - (2° + I ai ri) 
i = 1 i=! 
n1 
-- ~ a ?-i 
- L- i-
i = nz.l 
i.e. ET < 0 
i.e. the magnitude of the negative value is decreased, that 
is the quantity is made less negative. 
ii) One's complement. 
n2 n2 n1 
ET = (2° + L ri - L aj 2- i ) - (2° + I2- i 
i =1 i = 1 j = 1 
n1 I ai 2- i ) 
i =1 
n' n1 
= Iai T j - I Ti 
i = nz-1 
n1 n1 
and since I ri > Iai Ti 
i=n2-j j=n2.1 
i.e. the magnitude of the negative value is decreased, that 
is the quantity is made less negative. 
J.+ il+) Tw ' 1 o s co:np ement. 
n2. r11 
- Iai ri) - (2 1 - Iai ri) 
j = 1 i =1 
n, n2 
= L aj 2- i - I ai 2- j 
i =1 i=! 
n1 
= 2a j 2- i 
i = n2. 1 
ET ) 0 
i.e. the magnitude of the negative value is increased, that 
is the quantity is made more negative. 
Table 6.1 Comparison of quantization errors introduced by 
different n~mber representation schemes. 
l 
6.2 Input-Outnut Cor.siderations 
--- ,I" 
Before a digital processor can deal with an input from 
the real (time continuous) world it is necessarj to perform 
a sampling operation on the input so as to represent the 
signal as a series of discrete samples. The process invloves 
the sampling of the analogue input at equal time intervals, 
determined by the sampling frequency, and then representing 
the analogue amplitude by its nearest digital equivalent 
(analogue-to-digital conversion) (Fig. 6.2). 
AmplitoJde 
t 
I 
T 
Amplitude 
T 
Figure 6.2 The analogue-to-digital conversion process 
and its accuracy dependence on the sampling 
frequency. 
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6.2.1 The SamEling Process 
It is convenient to regard the sarr.pling process as an 
impulse modulation of the continuous input signal [47] . This 
is shown diagramatically in Figure 6.3, where an input signal 
x(t) is sampled every T sees., to give an output signal of 
y( t). 
Sampler 
Xlt)~O-_-
Figure 6.3 Sampler representation. 
y I t I 
The ideal sampler can be represented by use of the Dirac 
delta function to express a unit impulse train~o(t-nT). This' 
corresponds to a series of equally spaced pulses at t = nT sees. 
(n positive) and so, for a continuous input, the ideal sfu~ple 
unit impulse train nay be represented as:-
(X) 
8/t) = L 8(t - nT) 
n=o . 
Hence, the sampled output signal may be written:-
(X) 
yet) = x(t).L8(t - nT) 
n=o 
or, rewriting to include the input signal as a function of 
time, when t = nT :-
(X) 
yet) = Lx(nT).8(t - nT) (i) 
n:::o 
i.e. the sampler output is an impulse train with an amplitude 
which is equal to the amplitude of the continuous input signal 
at the time of sampling (c.f. Fig. 6.2) • 
. The Laplace transform of the ideal sampler is given by:-
(X) 2[ c\(t)1 U[I8(t - nT)] 
. n=o (X) 
= Ie- nTs (ii) 
n=o 
From this result, the Laplace transform of the sa~pler 
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output (i) can be expressed as:-
'Xl 
y(s) = I x(nT). e-nTs (iii) 
n=o 
6.2.1.1 Time Do~ain Sa~plin& 
If a sinusoidal input signal is considered:-
x(t) = Asin(wt) 
then, fro~ (i), the sampler output is:-
co 
yet) = I Asin(wnT).8(t - nT) 
From equation (iii) the Laplace transform of the sa~pler 
output for a sinusoidal input is:-
co 
yes) = I Asin(wnT). e-nTs 
The input·, sampler and sampler O"..ltput signals, described by 
the above equations, are shown in Figure 6.4. 
1'--____ --\-____ ---/ ... t 0) 1 np u t S ig ncl 
Sit 111 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 
_t b) Ideal Sampler 
T 3T 
c) Sa1T1j:'\e:- Output 
i".il-'urc G.4 T~lllC doui.lil~ '''\.'1p'in'' (:' ..... "><-.lL.1.. 6-
As can be seen, a time domain analysis gives a useful 
interpretation of the characteristics of the sampled signal, 
but for a complete interpretation the frequency domain must 
also be considered. 
6.2.1.2 Frequency Domain Sampling 
For a frequency domain analysis, the Laplace transform 
of the ideal sampler (equ. (ii) ) is expressed as:-
00 
I e-nTs = 1 + e-sT + e-2sT+ e-3sT+ . . . . 
n=o 
which, for e-sT < 0, converges to:-
1 
1 - e-sT 
The Laplace transform of the sampler output is given 
by the Laplace transform of the product of the input signal 
and the ideal sampler:-
yes) &1x(t).~r<t)J 
00 
=. I x(nT). e-nTs 
n=o 
or may be rewritten as:-
y(s) g[x( t)] ,),(.,2?[8/ t)] 
= Xes) "k 1 
1 - e- sT 
which, via contour integration, can be shown to be[47] :-
00 
y ( s) = ~ I X (s + j nc.V 
T n=-oo 
where Ws is the sampling frequency. 
It is important to note that the sampler and its output 
are periodic, with a period of jws. This means that yes) = 
yes + jws ) and is represented in the s-plane by a series of 
periodic strips along the jw-axis. As a result, the sampling 
operation generates a series of single line spectra in the 
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frequency do~ain, each occurring at an integer mUltiple of 
the sampling frequency. 
If the sinusoidal input signal is again considered:-
x(t) = Asin(wat) 
then, for a sa:npling frequency of wsrads/ sec., the sampler 
output spectrum will be periodic with spurious sidebands at 
all multiples of Ws. The input spectrum is centred around 
each of the spurious sidebands (Fig. 6.5). 
\OOW1Il, 
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Figure 6.5 Frequency domain sampling. 
6.2.2 The z-transform 
a) Iilput SigilOl 
Spectrum 
bl Sampler 
Spectrum 
cl Sampler 
Output 
Spectrum 
Although the Laplace transform is very useful for the 
description of time continuous systems there are more 
convenient and ~eaningful transforms available for the 
description of sampled data systems; one such transform is 
the z-transform. The z-transform describes a signal at the 
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sampling instants and so only contains information about th2 
corresponding time function at those instants. The z-transform 
may be obtained, quite simply, by the substitution:-
or s = l.ln(z) 
T 
where z represents a complex transform variable. Thus, every 
continuous signal that has a Laplace transform also has a 
z-transform. 
The above substitution causes the periodic strip from 
- ws/2 to + ws/2 on the jw-axis of the s-plane to map into a 
unit circle in the z-plane, where Ws is the sampling frequency. 
The portion of the strip lying in the left-hand ~Lalf bf the 
s-plane is mapped inside this unit circle, and that in the 
right-hand half is mapp2d on the outside (Fig. 6.6). Succ-
essive Ws= 2n/T strips on the left-hand half of the s-plane 
will all map into the same unit circle and likewise all 
corresponding right-hand half strips will be map?ed o'.ltside. 
2 
5 
al S-plcne 
1m 
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Figure 6.6 S-plane 
to z-plane mapping. 
If a transfer function is to be stable, its poles must 
lie in the left-hand half of the s-plane and so, correspond-
ingly, must also lie within the unit circle of the z-plane. 
If z = esTis subs~ituted in equation (i), the z-transforrn 
output for a sampled input signal is found to b2:-
(Xl 
y(z) = L x(nT). z-n 
n=o 
where z-nrepresents a delay 'operator and n a number of integral 
unit delays (c.f. equ. (iii) ). 
Clearly, this is a very convenient form of representation 
for use with a digital system as unit delays are very easy 
to realize in the form of buffers or shift-registers. The 
real power of the z-transform method, however, lies in the 
fact that it enables the polynomials of the discrete sampled 
system to be manipulated in a simple algebraic manner, just 
as the Laplace transfo~n does for polynomials in the contin-
uous system. 
Because a digital processor must always perform a 
sampling operation on any time continuous input signal and 
must therefore always work 'with sa~pled data, the significance 
of the z-transform to the digital processing world is 
immediately apparent. A great deal of use ~s made of the z-
transform in the next chapter to describe the digital proc-
essing techniques involved in the real-time spike detection 
system. 
6.2.3 Aliasi~ 
One final problem to be considered, which arises as a 
consequence of the sampling process, is that of aliasing. 
As discussed for the frequency domain (sect. 6.2.1.2), a 
sampled output will contain a series of spurious sidebands 
at multiples of Ws, the sampling frf=quency (see Fig. 6.5). 
Now, the interval between - ws/2 to + ws/2, known as the 
Nyquist interval, places a bound on the bandwidth of the 
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sampler input signal. If the input signal is not bandlimited 
to below ws/2 rads/sec~ then the spurious co~ponents in the 
sampled output will overlap thus making it impossible to 
recover the orignal signal (Fig. 6.7.a). If, however, the 
input is bandlimited, it is possible to reject these sp~rious 
multiples and thereby recover the bandlimited input signal 
fro:n the sampled output (Fig. 6.7.b). 
I iii") 
AFTER SA.MPt..I"G 
(al Input Slijnal 1\Ot B3ndw:dth Limited 
I 
m 
(bl Input Si(Jnlll n~ndwidth Limi~~d 
6.2.4 Q'..lantization 
Figure 6.7 Aliasing 
effects for non-limited 
and bandlimited input 
signals. 
Obviously, a discrete representation of a time continuous 
signal will involve quantization errors, the magnitudes of 
which are of great importance as the whole system will be 
effected either directly or indirectly by the inaccuracies 
present at the input. Indeed, this is true for any system, 
whether analogue or digital. 
The error bet\l7een the true input and its quantized 
representation will be evenly distributed over the range 
±q/2 where q represents the difference between adjacent 
quantization levels (i.e. 2n _ 2n- I ). 
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The A-D conversion proc.ess ~s essentially non-linea::- ~21J 
and, as a result of difficulties encountered in nO!l-lin2ar 
a~alysis, it is usual to treat the A-D problem as a noise 
problem. Consider the simple system sho~ in Figure 6.3.a 
in which a sequence e(nt) is added to the input, to represent 
the noise introduced by the A-D conversion process. 
The error of ±q/2 is evenly distributed about zero (Fig. 
6.S.b). To estimate the value of this error, consider the 
following:-
and 
the probability'density function p(x) is defined by:-
p(x) = 1 
= 0 
for -0.5 > x > +0.5 
otherwise. 
The variance is then:-
since the mean value (x) is zero:-
= q2 f'~2 • dx 
-0.5 
= [1'"' q' ~' -0.5 
= q2 
12 
which gives a standard deviation of Ux = 1/v'l2 = 0.29 for a 
single quantization level. 
x(nt) __ yXlqtl 
e{ntl 
_,---I --t--______ l 
+0( 2 
oj 
bl 
A -0 conversion no!sc as c~ 
odditivG noise sou,ce 
Probc~i::ty D'?:is:ty FL!r,c:'c,"1 
of eirOi i;-, Olj:PiJt 
Figure 6.8 Representation of the A-D conversion e~ror. 
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For an eight-bit A-D converter, the signal is quantized 
to 256 levels which gives a signal:noise ratio at the output 
of:-
and 
256 ~ 1000 or 60dB 
-0.29 
an accuracy of 0.39% (or 4 parts in 10 3 ). 
For ten-bits, these figures become:-
S/N = 1024 ~ 3500 or 70dB 
0.29 
and an accuracy of 0.098% (or 1 part in 10 3 ). 
The problems encountered with the D-A pro:.ess are far 
less serio~s than for the A-D case, just considered. The D-A 
pro:.ess is essentially linear and since it occurs at the 
output any errors will not affect the rest of the system. 
Inaccuracies due to truncation or rounding of results will 
be introduced if the value to be output requires 'scaling' 
(i.e. multiplication or division), but there will be no 
quantization errors since the value to be output is already 
in a quantized form. 
There lS, however, one problem associated with the D-A 
conversion process and that is the question of 'hold'; i.e. 
the interpolation necessary to restore or produce a continuous 
signal from a discrete one. The simplest form is a zero-order 
hold, in which the outp~t is maintained at the previous output 
setting until the next sample arrives. This can be represented 
by a mixture of discrete and continuous operators [21] :-
(1 - z-I).l 
s 
where s is the norrnal Laplace opera.tor and Z-I the discn~te 
operator meaning delay by one sa~ple. Note that altho~gh 
z = eS~ the above expression does not have precisely the same 
implication as (1 - e- sT ) .1/ s which is a continuous operation 
representing the transform of the block function bet) = U(t)-
U(t - T) (see Chap. 5). Both parts of the above expression 
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are, however, linear. 
Of the processes to be implemented for the spike detection 
system, digital filtering ~Yill impose the greatest co~putational 
demands and so will be given special consideration. SOille 
consideration must, however, also be given to the proposed 
differentiation operation and its associated problems. 
Differentiation in the t-domain is equivalent to a multip-
lication by s in the frequency domain:-
d .f(t) ...... sF(s) 
dt 
i. e. d ...... s 
dt 
If jw is substituted for s, a plot of the magnitude of the 
o;>eration against frequency may be obtained (Fig. 6.9), from 
which the auplification or high-frequencies, caused by the 
differentiation process, beco~es obvious (see Chap. 5). 
Frequer.cy 
Figure 6.9 Magnitude of 
the differentiation 
operation as a function 
of frequency. 
The high-freque~cy a~plification can be a very serious 
problem for discrete syste~s since any quantizatio~ errors 
may b~ considered as a~ addition of & high-frequency noise 
conponent to the signal. Obviously, the differentiatio!l 
o?eration will tend to &T?lify the errors i~troduced as a 
1=-4 
result of quantizatio~. This problem may be alleviated, 
though, by the inclusion of a low-pass filter to tailor the 
differentiated output. A far more serious problem arises 
when an atte~pt is made to realize the differentiation 
o?eration in a discrete system. 
As stated earlier, dldt becomes s in the complex 
frequency domain and for the z-domain, inverting the defining 
relatio':1ship z = esT, becomes:-
d .-- s 
dt 
.- l·ln(z) 
T 
Unfortunately, the logarit~m of a complex variable is infinitely 
valued [4~ ; a direct manifestation of aliasing:-
In(z) = (J + jwT +' j2nk 
where k = 0, 1, 2, 3, • . • . Even if only the principal value 
is taken, i.e. k is set to zero thereby forbidding aliasing, 
there ~s still another problem in that only real powers of 
z may be used for the realization of the process (i.e. only 
delays or advances by multiples of T in the time domain). 
Thus, the best approximation'which may be obtained is a series, 
which to be practical, must be truncated. 
The simplest form of series, suitable for this applicatio':1 
is the Taylor series, which illay be expressed as:-
fez) = I f(nl(zo) • (z - zo)n 
n=o n! 
in the region of a point Zo [4~ • Expanding In(z) in the region 
of z = 1 + jO gives:-
In ( z) = I (-1) n.1. (z _ 1) n 
n=i n 
so ~ne form for the differentiation operation ~s:-
d _ ~ I (_1/+ 1• (z - l)n 
dt T n=i n 
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the Newton-Gregory forward difference formula. A crude 
approximation to the differentiatio~ process may be obtained 
by taking the first term of this series:-
£. .... 1.. (z - 1) 
dt T 
or in terms of sa~ples, Xi:-
dx I __ 1 • (x i + \ - Xi) 
-1--
dtli T 
A second approximation would be:-
dxl -l. (-lxi+2+ 2xj.l- 3X i) 
dtL - T 2 2 
Note that the series has been derived for the region o~ 
the unit circle near z = 1 + jO, which corresponds to w = o. 
As a result, the approximation will only be valid for low 
frequencies. 
If the behaviour of the differentiation approximation 
formulae is considered in the-frequency domain, then the 
accuracy of the various approximations to the ideal response, 
may be compared on a magnitude versus frequency plot (Fig. 6.10) 
(21) • 
0·5 
0·4 
~ 0-3 
...... 
ist.order 
0·3 
. 11G 
Figure 5.10 
Frequency domain 
behaviour of the 
Newton-Gregory 
forward difference 
formula for 
differentiatio:l. 
Note the restrictio~ 
of validity to lmv 
frequencies • 
Considering the first approximation:-
H(z) = 1.(z - 1) 
T 
this may be written as:-
H(w) = 1. (e iwT_ 1) 
T 
since z = e iwT. The above equation may be rewritten as:-
H (w) = 1 j (£..T ( i <£..T 
_. e 2' e 2 -
T 
'wT . 
= ~.eJ2.2J sin(wT/2) 
T 
and substituting T = 2n/ws gives:-
H(w) = ~. eJn~s 2j sin(nw/w~ 
2n 
= e in ~s j ~sin(nw/Wg) 
Ie ) ,n I 
--v---- v 
phase amplitude 
From the above, it can be seen that for low frequencies 
(i.e. w - 0) then:-
sin(nw/Wg} - nw/ws 
and since the phase term has unit modulus, the amplitude of 
the function becomes:-
= jw 
i.e. it approximates closely to the desired differentiation 
operation:-
d - s 
dt 
. As the frequency increases, so the approximation breaks 
down and the expression tends to a sine function, as can be 
seen in Figure 6.10. 
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The response of the higher order approximations may be 
calculated in a similar manner, the first three being shown 
in Figure 6.10. 
It has been pro?osed that a sampling rate of 500Hz is 
used (see Chap. 5) and, since the EEG records to be an~lysed 
are bandlimited to 70Hz, the ratio of w to wswill be:-
w = 
ws 
70 = 0.14 
500 
Fro~ an inspection of Figure 6.10, it can be seen that any 
of the approximations to the differentiation pro~ess should 
yield equally good results, with only a small deviation from 
the ideal. In fact, it would appear that the first approx-
imation may offer the best solution up to this particular 
w /ws ratio. 
The theory of design and implementation of the various 
types of digital filter is well documented elsewhere (e.g. 
[4)[5][49] ) and will not be reproduced here. Instead, the 
constraints imposed by the operating speed and wordlength 
restrictions, already considered in general terms, will be 
investigated. 
The maximum operating speed of the CPU places an upper 
limit o~ the sampling rate (ws) available for the filter. 
This in turn places restrictions on the upper value for the 
cut-off frequency (we). In order to maintain a usable 
bandwidth the filtering operation must be kept as simple as 
possible, for any given application. As a result, it is 
proposed that fixed-point fractional arit~metic be used 
wherever possible and that truncation instead of rounding be 
used to maintain the dynamic range of intermediate resu~ts. 
Further, every effort should be made to contain the mathem-
atical calculatio~s within the range of single length working. 
6.3.1 R~gister lengt~ 
The limited register length available with microprocessors 
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is the funda:TlLllL..:ll tactol- ,c.,.NcrD.ing the type and co::nplexiLy 
of digital filter which may be supported. Errors will arise 
as a co~sequence of the truncatio~ of results and the quant-
ization of the input and coefficient values. The contribution 
of all of the errors eminating fro~ different points in the 
filter can be calculated, but an estimation of their co~bined 
effect on the output can be complicated, particularly for 
recursive filters (see sect. 6.4). 
The major limitation, however, is in the accom~odation 
of the inherent gain experienced by the data as it passes 
through the filter. In general, as the cut-off frequency is 
decreased for a constant sa~pling frequency, i.e. the ratio 
wc/ws is decreased, so the peak gain through the filter 
increases. Hence, as the cut-off frequency is taken closer 
to zero so the extra number of bits required to hold inter-
mediate results will increase. A typical example is given 
in Figures 6.11 and 6.12 [47] from which it can be seen that 
peak gains of two-hundred or more may be required (i.e. 
eight-bits more than the input value). 
x{n)--~ 
Fi:~ur~: .~. 11 Typical C.::..nonic21 
two-pole digit&l filter. 
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...... 
}--___ y[n) 
H(z) ~ G r 1 + A z-I+ BZ-~'J 
l, ·CZ-I + Dz-2 
1 
Figure 6.12 Peak gain 
of the filter given in 
Figure 6.11, for various 
pole positions in the 
z-plane. 
Clearly, the problem of gain through the filter will 
irnp~se severe restrictions on the type and complexity of 
filter to be realized and on the choice of values f,or Ws and 
We. The effects of this internal magnification can be reduced 
by the use of differe~t co~figurations for the realization 
of a given filter [25][47J • 
6.3.2 Limit-cycle behaviour 
The peak internal gain will set a limit on the number 
of bits available to represent the input sample, to ensure 
that overflOi.v do,~s not occur. However, as the number of bits 
used for the input is decreased so the effects of truncation 
or rounding of results \vill increase. This leads to a. gro'.lp 
of effects kno~Nn as limit-cycle behaviour, ~n which periodic 
sequences appear in the output as a'result of the successive 
ap?roximations. The phenomenon ~s non-linear and is dependent 
upon the filter co~figuration, the type of arithmetic, the 
method of producing finite results and the actual filter 
coefficients. 
The most serious limit cycles occur as a result of 
overflow in filters implemented using one's or t'\vo' s 
co~plement arithT:etic. 
Another type of limit-cycle behaviour, first investigated 
by Blackman [50] , is the appearance of 'deadbands' in which 
the output stops cr~anging even though it has not -reached its 
theoretically correct value. As an exa~ple, consider a first-
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order filter represented by the equation:-
y(nT) = Gy(nT - T) + (1 - G)x(nT) 
If the output y(nT) = 10 and the input x(nT) is suddenly 
reduced to zero, then for G = 0.6 :-
y(nT) " y(nT) n y(nT) 
0 10.08 10 10 
1 6.0Q 6 6 
2 3.60 4 3 
3 2.16 2 2 
4 1.29 1 1 
5 0.78 1 0 
6 0.47 1 0 
7 0.28 1 0 
Table 6.2 Example of the 'deadband ' effect. 
The y(nT) colu'1.1n represents rounded values and the y(nT) 
column, truncated values. As can be seen, fo~ n ~ 4 the 
rounded value has stopped changing, even though it has not 
reached the correct value. If the output had been increasing 
instead of decreasing, then a similar effect wO"'.lld :1.ave been 
observed for the truncated result. 
Clearly, if an extra digit had been preserved the dead-
band wO"J.ld not be so pronounced. The deadband will now exist 
for n ) 6 and the magnitude of the deadband o~J.tP"'.lt is reduced 
to 0.5. 
n y(nT) y(nT) y(nT) 
4 1.29 1.5 1.0 
5 0.78 1.0 0.5 
6 0.47 0.5 0.0 
7 0.28 0.5 0.0 
Table 6.3 Effect of increased word1ength 0:1 dead band 
behaviour. 
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The significance of this result is that the register length 
should be sufficient to '2nsure that the deadband is a 
negligible fraction of the total wordlength. This will help 
to minimize the possibility of its occurrence and also 
reduce the error to a small value. 
The effects of zero input limit-cycle behaviour, just 
considered, can be effectively removed, as far as the output 
is concerned, by the use of a longer wordlength to represent 
the results of calculations than is required for the output. 
If, for example, the value of y(nT) in the previous example 
is calculated to ten-bits and only eight-bits are required 
for the output, by the truncation of the two least significant 
digits the limit-cycle effects would be removed. 
Quantization of the coefficients in a digital filter 
leads to slight changes in their value. As a result, the 
poles and zeros are displaced slightly from their correct 
locations thereby altering the actual filter. The effects 
of this error can be reasonably well predicted, since th'2Y 
occur only once. Clearly, the limited nU11ber of bits available 
to represent the coefficients places a restriction on the 
values which may be assigned to the coefficients. 
The best that can be achieved with a sixteen-bit 
wordlength is an accuracy of five decimal places for any 
given coefficient value. Fro~ a study of various texts 
concerned with digital filter implementatio~' (e. g. [4](51[491 ), 
it is apparent that a minimum of four decimal places (i.e. 
fourteen-bits) will be required for any practical purposes; 
many filters will demand a much greater accuracy. No problems 
should be encountered in this range for simple filters, 
provided the effects of quantization (and inherent truncation 
or rounding) is to reduce the magnitude of the coefficients, 
since this ~Nill cause the poles to be moved towards the centre 
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of the unit circle in the z-domain,i.e. in a direction which 
will tend to improve the stability of the filter, but at the 
expense ,of a reduced Q-factoT. 
Some coefficients have a negative sign associated with 
them and if the coefficient is to be represented as a 
negative number, then care is needed in the choice of repre-
sentation. Ac:, \.;ras shown earlier, the one's complement and 
sign-magnitude representations can lead to an increase in ' 
magnitude of the value which may be sufficient to cause the 
pole to stray over the stability boundary (i.e. move outside 
the unit circle). 
The safest method, and the one to be used to realize 
the filter for this application, is to define all of the 
cOefficients as positive quantities and to deal with the 
signs during the final summation process. 
As an example of the calculatio~ of the errors involved 
due to coefficient quantization, consider the second-order 
system specified by:-
H(z) = 1 
1 - AZ-l+ BZ-2 
The poles are located at z = r.e±iO 
where r = VB 
and e = cos-1 A 
2VB 
To determine how the poles vary with changes in A and B, 
the total differentials must be taken:-
~r = or ~A + or ~B 
- -
oA dB 
= 1 .1B 
2r 
~8 = de .1A + de .1B 
- -dA dB 
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... - + 
2r sinO 2r~tanO 
Tnus, the" changes intro-J: .. .1ced by the inaccuracies oj"ue to 
qua~tizatio~ of the coefficient values may be calculated. 
A graphical interpretation of the q~a~tization effects 
can be given fro~ a consideratio~ of the z-pla~2. As an 
example, consider the seco~d-order filter showu in Figure 
6.13.a for which:-
x(nl-~ 
\ 
I 
Figure 
A = 2r.cose 
B = r2 
r-------?--- y(n) 
o 
2 r cose I I 
"I 
I 
Z-1 
(0) 
Rounding 
! 
I v 
" ~/f 
,/el 
+------i ~ 
(b) 
Truncation 
0- Rec.lizoble pole positions 
(c ) 
:;, .• .1. ........ polE: lcc::tion: for 
Variations in the value of A will map as a series of vertical 
lines and variations in B will map as a set of concentric 
circles, in the z-plane. As can be seen, in Figure 6.l3.c, 
a given continuous region maps into a finite number of 
representa~le points. The shaded area represents a 'quantiz-
ation region' and any pole to be placed in this region can 
only be specified to one of the points shown. 
As for other parameters, the coefficients may be expressed 
to their nearest rounded or truncated quantization level. Note 
that for rounding, the quantization region is sub-divided 
into four smaller regions. The actual positioning of the pole 
will depend upon which of the four sub-regions the unquantized 
pole wo~ld fall. If a truncated representation of the pole 
coefficients is used, then the whole of the quantization region 
will map into one realizable position (Fig. 6.l3.c). Hence 
the use of a rounded value facilitates a more accurate 
placement of the pole in relation to its true position but 
for poles close to the unit circle there is a possibilty 
that they may be moved outside the stability boundarj. 
Truncation, although inherently less accurate, does not 
involve any such instability problems. 
The area enveloped by the quantization region is governed 
by the n~nber of quantization levels available to represent 
the coefficients; the coarser the quantization the larger 
the area. 
For small values of 6, problems will be encountered as 
the mapping for the r te~ns will be tending to vertical lines. 
As can be seen in Figure 6.l4.a, if the quantization process 
produces an increase in the value of A and a decrease in the 
value of B then it will not be possible to define the pole. 
Note, this problem will not arise if the values of A and B 
are truncated; truncation will always tend to reduce both 
values. For very small values of 6 (Fig. 6.l4.b), the realized 
value of e may be reduced to zero! 
125 
(0) ( b) 
c Desired pole posi t ion 
o Realizable pole posi t ions 
Figure 6.14 Problecs encountered 'Kith sme.ll ·,:"2,lues of 8. 
For cases, such as these, it will be necessary to adopt 
some alternative means of filter implementation. One such 
alternative is the coupled form proposed by Rader and Gold 
[51J (Fig. 6.l5.a). In this, the coefficients are defined by 
rcose and rsine terms and consequently the quantization 
region is defined by a rectangular grid (Figs. 6.l5.c). Care 
is again needed when rounded values are used to specify poles 
which are close to the unit circle. 
There are, in theory, many different realizations 
available for the implementation of a given second-order 
filter, but the two given are the most common. Different 
structures will, of course, give rise to different grids in 
the z-plane and hence different quantization regions. In 
general, a structure should be chosen for which the grid is 
dense in the region of the z-plane where the poles are to 
be located. 
12b 
x(nl--~ 
,...------..... y (nl 
r cos I) 
rcose 
(a I 
Rounding Truncation 
o - Realizable pole positions 
8 = q/2 
(e) 
( b) 
Figure 6.15 Quantization regions for coupled form of filter 
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6.4 Recursion Noise 
An assessment of the total effect of the various noise 
sources on the final output signal of a recursive filter is 
complicated. The noise processes can be modelled by the 
addition of noise sources at approp~iate points throughout 
the filter, each representing the contrib~tion of a particular 
calculation. As these noise sources are added at points inside 
the filter, they may not all pass through the sarne portions~ 
of the filter with the result that their contributions to 
the output signal noise may be quite different. 
x (n)----..._--I l------~---- y( n) 
ec 
( a) 
ea 
x(n) -_..-( ~-_y(nl 
ec 
( b I 
Figure 6.16 Internal noise sources in digit~l filters. 
As an example, consider the effects of two different 
implementatio~s fo~ a second-order filter,. as shown in 
Figures 6. 16. a and b. For the imp lementation sho',vn in 
Figure 6.16~a, the noise inp~ts for each stage are all 
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operated on by thelclcoefficient, whereas for Figure 6.l6.b 
the noise due to the (C) coefficient is operated on by the 
entire filter but those due tOla) and !blmerely add to the 
output and are not operated on by any part of the filter. 
As a result of this dependence of the overall noise 
output upon the filter configuration, any assessment must 
be d,=ferred to a later chapter when the actual filter 
design has been decided upo~. 
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de-::,cct.io:.-: sch.::.:.:r:e: C'2.sc:"ibc.c. ill. Ct-.apte.:.- S. In addition to the 
basic ha-:-d'iv2.rc:.ul.it, an c:.i;h'c:.-bit analogue-to-digital conv-
ertcr is rE.c~~irc.cl :Eor L-J.put and an eight-bit, bipolar 
digital-to-analogue COl-:V(~rter for the out.put (see Vol. 11-6). 
Four abnonnal ari.d three Tlorwal records \vere analysed, 
each of approxi::l2.t(21y tl'.rce minutes duration. The features 
of each reco"l:"d and, \vhere possible, the origin are summarized 
in Table 7.1. The records are stored in the form of four-
track, 6. 4mm (}4in.) Fl'1 ta:J?2 recordings \vhich ',-Jere replayed 
at normal speed to sirr.ulate real-time operat-ion. The 
recorded signals ~re in the r2.Lge 0 - 2.0V and have been 
band-limited -::'0 70Hz .. 
The funiame~tal criterion set out tor the spike 
detection process was that it ~ust be kept as simple as 
possi-ble ir. order to maximize the band';vidth of the system. 
Further, it had to be capable of detecting all abnormal 
spikes in the records to be analysed, as indicated by a 
trained observer, with a minimal false alarm rate. 
7.1 Differentiation 
As discussed in Chapter 5, it is considered that a 
straightfonvard analysis of the original input data would 
suffer from the disadvantage that, in order. to reduce the 
false alarm rate, the detection threshold (number of points 
on slope) would have to be raised, with the consequent 
problem that small amplitude spikes may be missed. A further 
problem is that, owing to the heavy dependence of the 
f 
results of this straightforward approach upon the spike. 
amplitude, the algorithr:1 '~vould almost certainly require 
modification when used with d~fferent EEG records. 
frue method of reducing this aIT.plitude sensitivity is 
to apply a preferential arnplification to the high-frequency 
C I ('c i:c'«(' 
::~ t ' .. \ C~f1',~' :-', t r:/,;'o \ur('s 
(\ 
V 6 Abnormal Spikes 
2 Ct 22 Abnormal Spikes ) 
- 3 0 
v 
66 Abnormal Spikes 
(\ 
t. 
'J ~" 23 !\bnormal Spikes 
5 Normal (+Artifoct) 
6 Normcl (+ Art ifad ) 
7 Normal 
.,-
,_-.:tc _';.\ ':.1... . :.::-'.- '3 ~11" l-rcrr~ " ~ '" J" _ ...... 
(sharp) edges occurring In the record. An obvious method of 
realizing this operation is to differentiate the input 
signal. Since the differential represents the rate of change 
of input with respect to ti~e, the sharp edges will be 
amplified whereas the slower activity will not. 
The problems encountered when an attempt is made to 
realize the differentiation operation in a discrete system 
were discussed in Chapter 6, where t~.vo possible algorithms ~ 
were established. One represents a simple first-order 
difference and is described by:-
dx ~ 1.. (xn - xn _ l ) 
dT T 
or dx ~.l (1 - Z-I) 
dT T 
and the other, a second-order approximation described by:-
dx ~ l (-lxn + 2Xn-l - 3Xn-2) 
dT T 2 2 
or dx ~ 1 (-1:. + 2z- 1 - 3z-2) 
dT T 2 2 
Both algorithms were implemented on the CP1600, the basic 
system being as shown in Figure 7.1. An external oscillator, 
set to 500Hz., was used as a real-time clock to set the 
sampling frequerrcy. 
For the purposes of testing, a signal generator was 
used to provide the input signal. The results for square 
and triangular-wave inputs are as sho'NTI in Figures 7.2 and 
7.3. The outputs were captured and plotted via a Biomation 
8100 transient recorder and an X-Y plotter. 
As can be seen from the results, there is little 
difference between the outputs produced by either algorithm. 
Indeed, it could be argued t~at the first approximation is 
better in that it responds more quickly to sudden changes 
at the input, since only on-:: past v21ue is used in the 
calculation. The squ2.:-e-~.\;eJe test deE'onstrates this point, 
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Figure 7.l. Di::ferentiation operation. 
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'\~here the extra terms are sho\\TJ1 to introduce an overshoot 
into the output signal. The possibility that the first 
approximation may yield a better result was noted in Chapter 
6, when the frequency dOP.lain behaviour of the differentiation 
process was considered. 
The square-'\Vave is not, of course, a val id test since 
the high-frequencies present in the edges disobey the 
sampling theorem; it serves more as an illustration. The 
triangular-wave is more representative of the features to 
be classified. 
As there appears to be little differe.nce in the out.put 
for either algorithm when tested \vith the triangular-wave, 
it 'vas decided that the simpler method should be adopted, 
since it offers a superior real-time capability. It should 
be noted, hC\\'ever, that the first-order approximation 
represents only a differencing operation and is not a true 
differentiation. The frequency response of the first-order 
approximation is given in Chapter 6 (Fig. 6.10). 
The' output for a section of one EEG record, when 
operated on by the first-otder differencing process, is 
shown in Figure 7.4. As predicted in Chapter 5, all of the 
Figure 7.4 Effect. of first-arop.:" differenc.~,ng operat1o;} 
on a secticn of an fEG recc"Cd. 
high-frequencies r.ave bC'2.n c::npli.fied which results in a 
, ., T" h very nol.sy output. tle actual output was somew at worse 
than that Shm\ill in Figu:::-e 7.4; the r~1.I::chanica:l compliance of 
the plotter introduced a smoothing cf~cct on the signal, 
analogous to a single-pole RC filter. 
Clearly, the differe~tiated output must be filtered 
before any atte~pt can be made to identify the spike 
activity from the background noise, as proposed in Chapter 
S. 
7.2 Choice of Filter 
The decision as to which type of filter to use is a 
complicated one. All offe~ an approximation to the ideal 
rectangular amplitude verS1_"'-3 frequency response, by trading 
one characteristic against another. The main features of 
concern are:-
i) the sampling frequency (ws) 
ii) the cut-off frequency (we) 
iii) rate of attenuation beyond cut-off 
iv) phase response 
v) pass-band ripple 
iv) stop-bar..d ripple. 
The filter for this application is to be of a low-pass 
design with a sampling frequency of 500Hz •• 
The simple running mean type of low-pass filter was 
rejected in Chapter 5 on grounds of its poor performance 
It was decided that a prQpe~ digital filter configuration 
should be used for any required filtering operations. 
Three filter types were considered, Butterwo~th, 
Chebychev and elliptic, and. their characteristics co:npared. 
The frequency responses for each type of filter are given 
in Figure 7.5. Of the three, the Butterworth filter offers 
the best phase response \.;~nd the elliptic thQ worst, alt"rwugh 
none of then has a linca~ characteristic. As can be seen 
-; '"'-
.'-,:, / 
from figure 7.5, the Butten,orth filter gives the flattest 
pass and stop-band response. The r.hebychev filter, by allowing 
ripple in t.he:. pass-band, achieves a sharper cut-off ~or the 
same number of poles and zeros. The elliptic fiJ ter achieves 
an even sharper cut-off than the Chcbychev for the sarne 
filter co;nplexity but at the expense of ripple in both th~ 
pass nnd stop-bands. The elliptic fjJ.ter also exhibits a 
shorter settling time than either the Butterworth or 
Chebychev filters, which may take several periods to settle 
at the cut-off frequency (~.9]. 
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1!-1 -=-=.-=~/ 3·db po;nt 
i ~ ~. fl, ~~ 
.O! 
.~ 
~6 
~ 
, 
t 
I 
I 
r 
~2_ ~ 
'5 
:.7·4 
lJ.·c 
Frequency 
We 
Fro!Que:',cy 
"J) Chcl,ys;\CV frcqu'cncy rcspunsc. 
IIH12 I . 
~-~--
r' -I- -'-" - -
l/A~ , 
, 
Figure 7.5 
AiJplitude versus 
frequency 
characteristics 
for 73.rious Im',-
pass filters. 
, : --""---'--7'\.---~~ 
.. ____ L ___ , ____ .----..: ___ .~"-/--"'--/'~ __ -~w 
: We u'r 
138 
It W:1S considered, [or this 0.ppiication, that the 
amplitude response of the filter W:JS of more imporL:.ancc than 
the rate of attenuation beyond the cut-off frequency. The 
features to be extracted are in the range 12 - 70Hz. (the 
input signal being band-limited to 70Hz.), whereas the noise 
arises as a result of errors introduced into the values of 
successive samples and so is of a WJch higher frequency. 
Hence, the difference between the frequencies to be passed 
and those to be stopped is fairly large and so a slow rate 
of attenuation beyond cut-off is acceptable. Furthermore, 
since the proposed detection system is to be based on a 
level-detection scheme (see Chap. 5), a flat amplitude 
response in the pass-band is of great importance. 
As a result, it was decided that a second-order Butter-
worth filter would be implemented and its performance 
assessed when used with the output from the differentiation 
process. If this filter had proved unsatisfactory, then it 
would have been necessary to consider either a higher-order 
configuration or a different type of filter. 
It was considered that a first-order filter would be 
of little use since, in analogue terms, this would be 
equivalent to cascading a differentiator with an integrator. 
All that could be reasonably expected from such an arrangement 
is a distorted version of the input signal (due to phase 
shifts). Nevertheless, a single-pole filter was implemented 
and the system tested. The difference between the time 
constants for the two operations were such that the 
performance, when tested with a triangular-wave input, was 
much better than anticipated, the output being as shown in 
Figure 7.6. 
Despite the success of this simple filter with the low-
frequency triangular input, it was not considered to be 
satisfactory for the pr2sent application owing to the 
relatively poor performance of single-pole filters in dealing 
with higher frequency signals, which 'vill be present in the 
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Figure 7.6 Response of single-pole, low-pass filter for 
a 10Hz. triangular-wave input. 
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differentiated output. The effect of the single-pole filter 
on a section of differentiated EEG signal is shown in Figure 
7.7. The output from a second-order Butterworth filter (see 
later), for the same input, is also included, from which the 
greatly improved performance is evident. 
7.3 Filter Design 
1" .. 
Once the type and order of filter had been decided, 
further decisions about the method of implementation had 
to be made. Numerous realizations are possible for a given 
filter. The first fundamental consideration is whether a 
non-recursive or recursive form of filter should be used. 
For the non-recursive filter, the output is the weighted 
sum of present and previous input samples. For the recursive 
.filter, the output is the weighted sum of present and 
previous input and output samples. 
Several distinct properties are possessed by recursive 
and non-recursive filters. The non-recursive filter has a 
finite memory due to the pr~ctical limitations imposed on 
the number of realizable delays. The phase response is 
generally very good, although a large number of elements is 
required to obtain a sharp cut-off. Recursive filters have 
an infinite memory, because of the utilization of previous 
output values, and generally require significantly fewer 
elements to achieve a given cut-off characteristic. The 
phase response of recursive filters, however, is generally 
poorer than that of a non-recursive design. 
Non-recursive filters are not generally favoured for 
digital implementation schemes because of the large number 
of elements which can be involved for fairly simple filters. 
Obviously, as the number of elements increases so does the 
computational load, which will impose considerable real-time 
constraints. A further advantage offered by the recursive 
approach is that recursive filters are discrete counterparts 
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of linear, lumped-parameter, time-continuous systems. This 
can be an important conceptual consideration since the normal 
mode of design is aimed at producing a digital equivalent of 
an analogue filter. The inclusion of weighted values of 
previous outputs in the calculation of the present output 
is equivalent to the provision of feedback in an analogue 
filter. 
For design purposes, the normal method employed is to 
derive the required frequency domain transfer function, 
H(s), and then to convert this to the time domain via the z-
transform (see Chap. 6) to give H(z). 
The next problem is the choice of realization of the 
filter. Four possible realizations for a second-order filter 
are given in Figure 7.8. The direct form, given in Figure 
7.8.a,- is probably the most straightforward, although it is 
not favoured for complex filters with a sharp cut-off 
requirement. The choice between the parallel and cascade 
forms is,not well defined and is generally decided from a 
consideration of the initial form of the continuous filter 
transfer function. 
Since the filter to be implemented is a fairly basic 
second-order system it was decided that the direct approach 
should be used. This decision is in keeping with the 
requirement that the complete detection system must be kept 
as simple and as short, in terms of execution speed, as 
possible. 
Instead of a direct mapping between the sand z-planes, 
it is more normal practice to use a transform known as the 
bilinear z-transform. This maps the imaginary axis of the 
s-plane into a unit circle in the z-plane in such a way that 
the entire left-hand side of the s-plane maps into the 
interior of the unit circle (see Chap. 5). The entire right-
hand half of the s-plane is mapped outside the unit circle 
(Fig. 7.9). 
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Figure 7.9 Mapping between the sand z-planes. 
The technique involves the transformation of the 
continuous transfer function R(s) in the s-plane into a new 
transfer function R(sl) in the sl-plane that is periodic in 
w, with period Ws= 2n/T. The transform used to give this 
result ~s:-
s = 2 tanh s1T 
T 2 
which, upon substitution of z yields:-
s=~[~:il 
Several important advatages accrue from the use of the 
bilinear transformation,' the most important being that 
aliasing errors, possible with the direct z-transform 
method, are removed. Repeated poles of a discrete transfer 
function resulting from aliasing effects are all mapped 
into a single unique position within the unit circle 
(assuming a stable filter). 
The maj or di~.advantage of this method is that it 
produces a non-linear conversion of frequencies from the 
continuous system (wa) to frequencies in the discrete 
. system (wd) • This is usually referred to as a 'warping' 
the frequency scale. The two a1:'e related by·:-
Wa = 2 tan(UdT 
- -T 2 
of 
This has the effect of compressing the complete continuous 
frequency characteristic into a limited digital filter 
frequency range of 0 < wT < 7t, as shown in Figure 7.10. 
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Figure 7.10 Warping of the frequency scale. 
All that now remains is to define the cut-off frequency, 
We' of the filter. As explained earlier, the features of 
interest will be in the 12 - 70Hz. band of frequencies. 
From an inspection of the abnormal spikes in the test 
records, it would appear that the great majority will be 
confined to the lower half of this range. As a result of 
this observation and owing to the relatively slow rate of 
attenuation beyond cut-off offered by a second-order Butter-
wort~ filter (see Fig. 7.S.a) it was decided that We should 
be set at 50Hz •• 
This represents a ratio of wc/ws = 0.1, so:-
Wd = O. lws = 27t X 0.1 
T 
i. e. ., Wd T = 2;rr X O. i 
Sustituting:-
Wa = 2 tan 27t X O. 1 
T 2 
Wa = 1 tan;rr = 0.1034 
Ws 7t 10 
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For a Butte~vorth filter, the poles will be at:-
s = 0.1034 X (-0.707 ± jOe 707) 
and the zeros lie on the real axis (Fig. 7.11). 
Imaginary 
Real 
Figure 7.11 
Pole-zero locations 
·for the second-order 
Butterworth filter. 
The continuous-filter transfer function, having unity 
gain is:-
H(s) = ab 
(s - a)(s - b) 
= 0.0107 
-----------------------
S2 + 0.1462s + 0.0107 
Sustituting s = ~ [~ : ~1 gives:-
H(z) = 0.0107 
f1)2[Z - 1]2+ 0.1462 fZ - 1] + 0.0107 
l~ z + 1 n lz + 1 
= 0.0675 1 + 2z- 1 + Z-2 
1 + 1. 144z- 1 - 0.414z-2 
The realization of this filter is given in Figure 7.12. 
7.4 Practical Implementation 
The filter given in Figure 7.12 was implemented on the 
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X(n) -~ ~---~-~- Y (n) 
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Figure 7.12 Realization of second-order Butterworth 
filter. 
CP1600 in the form:-
yen) = 0.0675 [x(n) + 2x(n - 1) + x(n - 2)] 
+ 1.144y(n - 1) - O.4l4y(n - 2) 
where the x(n) terms refer to input samples and the yen) 
terms, to the output samples. 
From the equation given in Figure 6.11, it can be shown 
that the peak gain through this filter will be 2.853. Hence, 
two bits must be allowed to accommodate intermediate results 
if overflow is to be avoided. This leaves thirteen-bits with 
which to represent the input sample, ,if the most significant 
bit is reserved as the sign-bit. To make full use of the 
available register length, the eight-bit input was shifted 
left five places (equivalent to a multiplication by thirty-
two). This permits the intermediate results to be expressed 
to the full fifteen-bits accuracy but unfortunately also 
147 
amplifies the inaccuracies present at the input. Since the 
~ultiplication process is a linear one, however, the overall 
signal-to-neise ratie is net degraded. 
From an inspectien of the digital filter equatien, it 
can be seen that five multiplicatiens are required. To 
alleviate the cemputatienal lead impesed by the multiplication 
process a slightly un.orth.odox appr.oach was ad.opted. 
An approximati.on te the required ceefficient is made 
by a series .of shift and add .operations .on the appropriate 
sample. For this .operation the digital word was considered 
as being divided inte decimal fields, as shown in Figure 7.13, 
with the decimal peint in the pesitien indicated. The input 
was considered as a whelly fractional number. 
MSB LSB 
\~s \-1 --r-\ --F --,' ] 
~ 
D.P. 
Figure 7.13 Divisien .of cemputer werd for shift and add 
.operations. 
As an example of the technique, consider the 0.0675 
coefficient which can be realized as shown in Table 7.2. 
0.0675 
0.0625 
0.0050000 
0.0039062 
0.00109380 
0.00097656 
0·000117240 
0.000061035 
0.000056205 
1/16 (4 shifts) 
1/256 (8 shifts) 
1/1024 (10 shifts) 
1/16384 (14 shifts) 
Table 7.2 Ca1culati.on .of the 0.0675 c.oefficient as a series 
.of shift and add .operati.ons • 
... 
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The use of this method can reduce the tirr.e required by a 
full software multiply by an order of magnitude. The shifted 
values are all truncated before addition to the running 
total. Further, the difference between the realized and 
actual coefficients at the end of the calculation, is also 
truncated; i.e. the value of the final shift and add is not 
adjusted so that a smaller negative error rather than the 
truncated positive error is generated, which would correspond 
to rounding. The stability problems which can arise as a 
result of rounding were discussed in Chapter 6. 
The overall accuracy of the filter can be greatly 
improved by a small modification to the configuration shown 
in Figure 7.12. It involves a shift of the 0.0675 scaling 
factor so that the x values component is calculated using 
unsealed input values and then the result scaled before 
O. t.1t. 
X {r!l----...-----1 \-------...-.--.-y(n} 
1.0 
Figure 7.14 Modified filter realization. 
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proceeding with the y component. This means that the error 
introduced by the scaling coefficient is included only once. 
The modif.ied filter is as shown in Figure 7.14. 
No overflow problems were encountered with this modified 
filter since the maximum value of the x values summation will 
be 4 X x(n) and since x(n) is always less than one, the 
summation is always less than four. Two-bits have already 
been allowed to accommodate the internal magnification of 
the original configuration and these are sufficient to cope 
with the peak x values sum. 
The filter had to be capable of dealing with a bipolar 
input since the output from the differencing process is in 
this form. This was achieved by a conversion of the negative 
input values to positive numbers before the shift and add 
multiplication was performed and then followed by a sign 
correction at the end. 
The final y(n) value had to be rescaled before it was 
output via the eight-bit D-A converter. This was performed 
quite easily by a five-place shift to the right, which has 
the added advantage that it" removes any zero-order deadband 
effects (see Chap. 6). 
The filter was tested with sinusoidal, square and 
triangular-wave inputs from a signal generator. The A-D 
converter can only deal with positive input signals and so 
to test the behaviour of the filter for both positive and 
negative signals, the converter output had to be inverted 
under program control. The square-wave response is shown in 
Figure 7.15 and that of an over-range triangular-wave is 
given in Figure 7.16. The triangular input demonstrates the 
ability of the filter to deal with full-scale inputs without 
overflow. The results shown were recorded via a Biomation 
8100 transient recorder and an X-Y plotter. 
As specified in Chapter 6, the filter is imple~ented 
entirely in software, without the need for any addition~l 
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external hardware (e.g. mUltiply) and involves only single-
length ''lorking. The reslJlt is a filter ''lhich fulfils its 
design speci.Eications and has an execution time of =::: 500,us. 
2.5V 
r----l I I 
• I I I ~ - --__ J ~ .. "-r ;:'" - -
2.5Vl 
I 
ovJ .~) 
ov 
- 4.5V 
2.5V 
OV 
Figure 7.15 Response of filter to 10Hz. square-wave 
input. 
Figure 7.16 Response of filter to over-range, 10Hz. 
triangular-wave input. 
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To measure the execution speed of the filter, the 
routine was modified so that it ran in a continuous loop 
and a pulse was output via the D-A converter (i.e. the output 
was set to full-scale for one instruction period) for every 
complete pass of the program. The distance between successive 
output pulses was then measured on an oscilloscope. 
The magnitude-frequency and phase-frequency character-
istics of the filter were measured using the method sho~ 
in Figure 7.17. The results obtained are as shown in Figure 
7.18. 
Variable I 
frequency 
Digital R.M.S. 
A.D.C. f i Iter O.A.C. 
sinewave Meter 
routine 
genera tor 
fUSOOHz 
R.M.S. 
R.T.C. 
Meter 
Figure 7.17 Method used for the measurement of the magnitude-
frequency and phase-frequency characteristics 
of the filter. 
152 
a) Magnitude response . 
10 100 
Frequency (Hz)-
b) Phase response . 
Figure 7 . 18 M~gnitude and phase response of the filter . 
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2.0 
7.S EEG Results 
The differencing and filter routines were combined and 
the syste~ tested 'vith an EEG si.gnal from the FM tape 
recorder. Examples of the system perfcrmanc~ are given in 
Figure 7.19. 
QV4----_ Input ,v8.veform 0.5 Sec. 
+1.0V ~ , 
. II 
ov ~~~~~4-1~~ 
-tOY Filtered output 
a) 
2.0V 
bv+----- Input waveform 
0.5 Sec. 
difference 
+1.0 
ov 'V~P11~hty~\!.fv\",-ry~·(~.'><kYfi'~~ 
-tOY b) Fil tered output 
Figure 7.19 Effect of tne filter on the differential of an 
EEG s ignr.,l. 
I.,; 
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As discussed in Chapter 5, the spike fe~ture c~n be 
further emphasized by the applicatj_on of a level detection 
routine .. If the filtered output exceeds a predefined 
thl:eshold level, the sy 3tcm output is set to full- scale 
othenvise it is set to zero. An example of this process is 
given in Fieu1:e 7.20. 
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1 
-2.5V 
Threshold level 
output 
Figure 7.20 Thresnold level detection applied to a section 
of an EEG waveform. 
The level detection process presents the EEG record in 
a fonn vvhich is comparatively easy to analyse for any 
abnormal spike activity. ine output from the level detector 
will always be of the form shoTNn in Figure 7.21 when an 
abnormal spike is present at the input. 
The width of the two excursions, a and c, are directly 
proportional to the magnitude of the positive and negative 
11)5 
going slopes of the spike and the,cross-over, b, gives an 
indication of the sharpness of the 'spike~ When applied to 
the output. from the level detector the effect is as shown 
in Figure 7.22. 
abc 
Figure 7.21 Features of a typical level detector output. 
The actual magnitude of all three quantities, given in 
Figure 7.21, is determined by the magnitude of the input, 
the sampling rate (fixed at 500Hz.) and the choice of 
threshold level. Obviously, the choice of threshold level 
is of paramount importance, at this stage. In order to 
determine the optimum level at which to set the threshold, 
each of the abnormal records was processed eight times using 
eight different levels, ranging from O.3V - 1.OV inclusive, 
in O.lV increments. The results of all eight tests plus a 
copy of the input waveform were recorded in a parallel format 
on a two-channel, 'flat-bed' plotter. 
The mechanical limitations imposed by the plotter 
necessitated the use of a~ interrnediatestorage system so 
that the results could be outp~tat a rate at which the 
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Figure 7.22 The co~plete spike 
to an EEG signal. 
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plotter could respond. The cassette storage system (see Vol. 
11-7) was used for this purpose, ~vith alternate real-time 
data samples being recorded at 250Hz. and the results then 
transmitted to the plotter at 7Hz .. Precautions were taken 
to ensure that any single-Semple level detections were not 
lost as a result of the fact that only every-other sample 
'vas recorded. 
The cassette store was loaded in two runs. During the ~ 
first run, the .input waveform was recorded on eight-bits of 
the cassette word and the O.3V threshold on a ninth data 
track. These two records were then plotted before the 
second run. During the second run, the other seven threshold 
level outputs were recorded on seven of the possible nine 
tracks. These results were then plotted in pairs. The 
configurations used for the recording and playback 9perations 
were as shown in Figure 7.23. 
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U 
F-M Tape Recorder 
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- plot. 
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Figure 7.2~ Collection and display of threshold level tests. 
The plots of the original EEG waveforms were examined 
by a trained electroencephalographer who identified the 
abnormal spikes and the plots from the outputs of the level 
detector were then compared with these features. The results 
for the four abnormal records analysed in this manner are 
shown in Figure 7.24 with a plot of their mean values given 
in Figure 7.25. 
Unfortunately, as discussed in Chapter 5, the interp-
retation of w~~t constitutes abnormal spike activity in an 
EEG record is a subjective matter and so the results of 
Figures 7.24 and 25 do' not necessarily represent an absolute 
assessment of the system's performance. Nevertheless, it was 
decided that the detection process should be capable of 
detecting all of the abnormal features indicated by individual 
electroencephalographers, even ~f these do differ slightly 
from observer to observer. 
If the average false alarm rate and missed feature 
curves (Fig. 7.25) are superimposed on the same graph (Fig. 
7.26) it can be seen that a finite region exists for the 
threshold level setting 'i.vhich covers the no missed features 
through to the no false alarms conditions. The intersection 
of the two curves represents the optimum threshold level 
setting for the two variables. From the graph (Fig. 7.26), 
this value can be seen to be O.56V, for the records tested. 
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It has been decided that a zero missed feature rate 
should be aimed for and this requires a threshold setting 
in the 0.4V - O.SV region. The false alarm rate for this 
setting will be in the region of 600 - 1000 on average per 
3min. record (i.e. 200 - 300 per min.), but this value can 
be reduced considerably by the inclusion of the spike 
detection algorithm in the analysis system. The graphs shown 
in Figures 7.24 - 26 represent only the number of times that 
the processed EEG signal has crossed the threshold level 
during the 3min. test period. 
The four abnormal records were re-analysed with the 
complete spike detection algorithm 'using three different 
threshold settings within the selected region; 0.4V, 0.45V 
and 0.48V. The results were output via the transient recorder 
and a visual display unit and the number of spike detections 
counted for each record at the various level settings. The 
results obtained are tabulated in Table 7.3. 
Rec. No. 
1 
2 
3 
4 
No. of 
spikes 
6 
22 
66 
23 
No. of 
0.4 
37 
152 
99 
31 
spikes detected 
0.45 0.48 
17 10 
79 44 
76 67 
17 15 
Table 7.3 Results for different threshold level settings. 
From an inspection of Table 7.3, it would appear that 
the 0.48V setting offers the best choice of threshold level 
for all but record 4. A re-analysis of record 4, however, 
revealed that of the original twenty-three features classified 
as abnormal, eleven could be re-classified as sharp waves. 
Similarly, for record 3, some of the features originally 
classified as spikes were in fact sharp waves. Since the 
spike detector has been designed to reject sharp waves (see 
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Chap. 5), the totals for the records had to be amended when 
this routine was included in the program. The new classifi-
cation is. given in Table 7.4. 
Record No. No. of spikes 
1 6 
2 22 
3 61 
4 12 
Table 7.4 Re-classified spike counts for the four abnormal 
records. 
It should be noted at this stage that the grossly 
abnormal nature of the records made the original classifi-
cation extremely difficult. The analysis and susequent re-
classification of the records only serves to emphasize the 
subjective nature of visual EEG pattern classification, the 
very point cited as the main obstacle to the formulation 
of an automatic detection system, in Chapter 5. 
The threshold level was set to O.48V and the four 
abnormal and three normal records analysed with the complete 
spike detection routine. The results were all plotted via 
the flat-bed plotter using a similar method to that employed 
for the threshold level tests (see Fig. 7.23), with the 
input waveform recorded on eight-bits of the cassette word 
and the spike detector output on the ninth bit. The results 
for all seven runs are tabulated in Table 7.5. 
The false alarm counts have been sub~divided into a 
definite false alarm column and a 'false alarm but possible 
spike' column. This second column contains all of .the 
detections which could possibly be defined as spikes but do 
not correspond to any of those already accounted for in 
Table 7.4. Four other detections occurring in the abnormal 
r~cords were re-classified as actual spikes after an 
inspection of the results and these are indicated in the 
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'No. detected' column of Table 7.5. 
Record 
No. 
1 
2 
3 
4 
5 
6 
7 
No. of 
spikes 
6 
22 
61 
12 
o 
o 
o 
No. No. 
detected missed 
6 + 3 0 
21 1 
60 1 
10 + 1 2 
Possible 
spikes 
1 
8 
5 
2 
Table 7.5 Results for the complete detection system. 
False 
alarms 
o 
15 
2 
2 
57 
21 
o 
As can be seen from Table 7.5, the success rate of the 
algorithm is very high with all but four spikes out of an 
original total of one-hundred and one being correctly 
detected, i.e. a 96% (approx.) success rate. The situation 
with regard to the false alarm rate, however, is a little 
more serious. For the abnormal records, the results for 
record 2 give the most cause for concern, with a possible 
total of twenty-three false alarms. Problems were expected 
with record 2, however, since it is very 'spiky' in 
appearance and gave a great deal of trouble at the visual 
classification stage. 
7.5.1 Artifact Rejection 
For the normal records, all but two of the seventy-eight 
false alarms can be directly atributed to the presence of 
muscle artifact in the signal. As a means of reducing this 
particular cause of false alarms, the method discussed in 
Chapter 5 was implemented. the rejection scheme is based 
on a running count of the number of zero-crossings, 
occurring at the filter output, over a given period of time 
(number of samples). Since muscle artifact usually exhibits 
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itself as a burst of high-frequency activity in the EEG, the 
running count should increase during these periods and hence 
provide the basis of a rejection system. 
The count period was set at 1/4 sec. (i.e. 125 samples) 
and a count threshold of twelve chosen as the level above 
which the signal would be assumed to contain artifact. This 
threshold setting corresponds to an input frequency of 48Hz .. 
The realization employed ~s based on a cyclic buffer 
system into which the sign-bits (bit 15) of the last 125 
samples are stored together with a marker-bit, which is used 
to indicate that a change in sign has occurred. A separate 
count is kept of the number of sign-change bits contained 
in the buffer at any given time. The complete operation is 
shown in flow-diagram form in Figure 7.27. This implementation 
of the rejection system is rather wasteful in terms of 
storage but is very fast in execution and the real-time 
performance was considered more important than the sacrifice 
in memory space. 
The artifact rejection routine was included as part of 
the main program but when tested it was found that the 
threshold count had to be raised to eighty before the system 
would operate correctly. Counts of up to seventy were 
obtained for the normal and abnormal records and this rose 
to ninty (approx.) during periods of artifact behaviour. 
These high counts were probably caused in part by the 
effects of the differencing operation but mainly as a 
result of noise pick-up at the A-D converter input. The 
processor, when running, appears to induce a considerable 
noise component (several tens of millivolts) in the signal 
leads. Numerous attempts have been made to isolate and 
remove the cause of this 'system noise' but none have met 
with any great success. It would appear that the noise is 
transmitted through the OV line but attempts at decoupling 
to ground via ceramic capacitors have had little effect. 
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start) 
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Figure 7.27. Implementation of the zero-crossing count 
method of artifact rejection. 
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The best result th2.t could be obtained "d3.S to place a simple 
R-C lm·:-pass filter (wc:::-:SkHz.) on the input to the A-D 
converter, decoupled to ground and not the system av. This 
at least reduced the noise component present at the input 
and did appear to improve the performance of the artifact 
rejection algorithm when applied to both the nonnal and 
abnormal records. 
The normal records 'iv-ere re-analysed and a reduction in" 
the number of false alarms '\Tas observed (see Table 7.6 and 
Fig. 7.28). Unfortunately, spikes ,\Tere also occasionally 
rejected from the abnormal records, apparently on a random 
basis. This occurred very infrequently and on the occasions 
that it was observed, a different spike was always involved. 
This behaviour casts serious doubts on the suitability of 
the rejection system since one of the prime requirements 
for any such scheme must be that it does not interfere in 
any \vay ,.;rith the results obtained for artifact-free records. 
It is probably still due to noise problems at the input, but 
this has not been conclusively demonstrated. Obviously, a 
great deal of further resea~ch is required on the whole 
problem of artifact rejection. 
Figure 7.28 Effect of artifact rejection algoritrun. 
Record 
No. 
5 
6 
Totals 
No. of false 
alarms without 
rejection system 
57 
21 
78 
No. of false 
alarms with 
rejection system 
41 
18 
59 
Table 7.6 Effect of artifact rejection routine on the fals~ 
alarm count for two normal records. 
7.6 Concluding Remarks 
The routines developed appear to perform to the 
specifications laid down for the system in previous chapters, 
although the artifact rejection scheme is not very satisfactory. 
One final test was performed and that '\<Jas to measure 
the execution speed of the program. This was achieved in a 
similar manner to that used to measure the execution speed 
of the filter routine (see sect. 7.4). The complete spike 
detection program was fcur.d. to take ==: 6L;.O~s for a complete 
pass and this increased to ==:720~s when the artifact rejection 
routine was included. 
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8.1 Discussion 
The work recorded in this thesis represents only the 
beginning of what promises to be a very fast moving and 
fruitful field of research. 
Microprocessors are, as never before, forcing engineers 
and scientists to consider not only the application but also 
the processing power of the central processing unit (CPU) in 
their computer orientated systems. Over the next few years, 
the microprocessor is likely to 'revolutionize the field of 
computer-aided measurement. An approach such as the Roving 
Slave Processor (RSP) could help to ease the impact of this 
new technology and make the potential power offered by 
microprocessors available to a great number of users, who 
may not have the necessary computing or electronic background 
in order to ~onfigure their own systems. In essence, the RSP 
is a software definable instrument, which may be quickly and 
easily reconfigured to perform a whole variety of operations 
ranging from very simple control functions up to real-time 
signal-processing. 
The essential features of the RSP are given in Chapters 
3 and 4 and an application in the very demanding area of 
real-time signal-processing is described in Chapters 5 to 
7. The performance of the system and the results obtained, 
and their implications, are discussed in this chapter. 
Considerable attention is also ,given to areas where further 
work is required; many problems still remain, some of a 
development and others of a research nature. 
The early confidence shown in the choice of sixteen-bit 
processors appears to have been well founded; both prototypes 
have demonstrated their ability to perform complex real-time 
signal-processing operations. In particular, the CPl600 has 
proved that it is not only capable of performing all of the 
computation necessary for the abnormal EEG spike detector 
application, without the need for special add-on hardware 
1 ." 
.. " .l 
units, but has also proved very easy with regard to the 
interface of peripherals (see Vol. II) and in use. 
The, Gimini microcomputer system has been very effective 
for the development of'both the hardware and software requ-
ired for the EEG application. Indeed, in its present form 
the Gimini could assume the role of master computer and 
service the planned portable and miniature versions. This 
is a major departure from the original philosophy behind 
the RSP (see Chap. 3) and is strictly speaking of little 
relevance to the present research. 
The original intention of the RSP approach was to 
produce a vehicle by which the capabilities of an available 
minicomputer system, complete with a full range of expensive 
peripherals, could be enhanced and extended. This is still 
the purpose behind the research, but a great deal of 
interest has been shown in the RSPs as the main element 
of the total computing system, with the master computer 
operating almost exclusively in an RSP support role. This 
is particularly true for the miniature version. In many 
instances, potential users 'do not possess a minicomputer 
system and so the possibility of utilizing a cheap micro-
computer could be of great relevance to them. 
In spite of the relative success of the CPl600 micro-
processor, the sixteen-bit wordlength is only just sufficient 
for the digital filter implementation (see Chap. 7), which 
is not a particularly demanding configuration with a fairly 
large wc/ws ratio (i.e. the poles are not forced close to 
the unit circle (stability boundary in the z-domain) and so 
greater errors can be tolerated in ,their placement before 
the filter becomes unstable). The errors involved, however, 
are fairly small, a complete analysis being given in 
Appendix E. As can be seen,the errors are sufficiently 
small not to warrant double-length working. 
This lS a very important result, since although the 
filter employed was not ~a~ticularly co~plicated as far as 
digital filters are concerned, digital filtering is none the 
less a very demanding real-time signal-processing operation. 
The ability of the processor to deal with this operation 
within the confines of its single-length working capability 
is very important; it demonstrates that sixteen-bit micro-
processors, in general, possess sufficient computational 
power to cope with a whole range of real-time problems. 
To considered the actual EEG analysis system in more 
detail, the most important result must be the demonstration 
of the ability of a microprocessor to deal, successfully, 
with the problem of detection of abnormal sharp spikes in 
the EEG signal in real-time. The techniques employed to 
achieve this result, though, must also rank of great 
importance. 
The fundamental feature of the detection system is 
that it is implemented as a time domain operation. The 
arguments against the more commonly employed frequency domain 
analyses are given in Chapter 5, where the non-stationarity 
of the EEG signal is cited as a major consideration. In 
some respects, the non-stationarity is fortuitous since, in 
general, stationary processes have no Fourier transforms [,52] • 
As discussed, the non-stationarity problem can be overcome 
by the application of a piecewise approximation to the 
signal over which period the signal may be assumed to be 
stationary, in the wide sense (see Chap. 5). The piecewise 
approximation involves a partitioning of the signal into 
equal length records in the time domain. The effects of a 
. 
contraction of the time scale on the frequency domain is 
expressed as an uncertainty principle, in which it is shown 
that as the limits imposed on the definition of tare 
tightened, so the definition in w becomes more vague (see 
Chap. 6). 
Owing to uncertainties about the period over which the 
EEG signal may be considered as stationary, it was decided 
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that very short records should be used; ·less than 1 sec. in 
duration. To quote Gevins et al [7], 'Violations of the 
assumption of stationarity have not been adequately studied. 
Huber et a1 suggest that even for 1 sec. epochs, there are 
significant non-stationarities in EEG data as revealed by 
bispectra1 analysis. Until these effects are understood, 
caution must be exercised in the physiological interpretation 
of the results of analysis. ' 
Such a short time scale effectively rules out the use 
of any frequency domain analysis. Instead, a time domain 
system was opted for in which a model of the sought feature 
was used as a 'moving window' of variable width, but of 
approximately 1/12 sec. (i.e. 40 samples) duration. 
The method has proved extremely effective when applied 
to the test EEG signals. It was particularly attractive in 
that it employed a very short time scale and was also very 
easy to realize as a discrete operation. This results in a 
very simple program and, hence, makes the method ideal for 
a microcomputer implementation and also very effective as a 
real-time process. 
Another important feature of the spike detection system 
is the inclusion of a second-order digital filter routine 
instead of one of the more cornmon techniques, the running 
mean, to perform the low-pass filtering operation. The poor 
performance of the running mean as a filter was discussed 
in Chapter 5, where it was decided that, in spite of the 
real-time implications, a more elaborate form of digital 
filter should be used. 
Also rejected as a possible method of analysis was the 
matched filter technique. One reason for its rejection were 
the problems involved in the formulation of a suitable 
model with which to define the spike, and the fact that the 
filter will tend to reinforce any assumptions made about 
the signal in order to synthetise this model. The other 
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maj or reason lS the req<...::.ii:'2::T:cnt th,s_t for a simple implement-
ation, the signa.l should ~0 uT'"correlated between the features 
of inte=est. This has bscn d2~onstrated not to be the case 
for the EEG signal by t":le u~;e of ,~utocorrelation techniques 
(see Chap. 5, Fig. 5.2). 
The autc>correlograms obtained help to explain the 
proble~s encountered by Lloyd and Binnie [l~ who found that 
their matched filter performed best with grossly abnormal 
EEG signals. Fron the autocorrelogranls it can be seen that 
as the EEG behaviour becomes more aonormal so the correlation 
decreases until, for the gros8,ly abnormal records, the signal 
is totally uncorrelated. 
1)5 
8.2 ~estions for Further Work 
The next important phase in the development of the RSP 
is likely to be the production of a miniature version. The 
miniature RSP is now a practical proposition, which is much 
earlier than was anticipate~ or predicted at the commencement 
of this project. A great deal of research and development is 
still required, however, before the first prototype may be 
produced. Most of the problems to be overcome are of a 
practical nature, with such factors as power supply require-
ments and heat dissipation being of major concern. 
The memory system still requires some further consider-
ation, with the areas of volatility and reliability being 
of great importance. The problems involved in the provision 
of a form of bulk back-up store, which may be demanded in 
certain applications, is also of major interest, with 
magnetic bubble or CCD memories (see Appendix B) appearing 
the optimum choice at present. 
An interesting possibility, with regard to the mini-
aturization problem, is th~ technique of 'chip-bonding' 
with which the RSP could be reduced to very small dimensions. 
Basically, the method involves the use of the individual 
silicon chips, which go to make up the various components 
of the RSP (e.g. CPU chip, memory chips, etc.), which are 
all affixed to a single substrate and then interconnected 
with very fine gold wires, ultrasonically bonded to small 
'pads' around the edge of the chips. 
A great many practical problems exist for an approach 
of this type, for example very expensive equipment is 
required to secure and interconnect the chips; integrated 
circuit manufacturers will only release their devices in 
chip form in very large quantities (e.g. >1000) and then 
they are usually placed in Nitrogen filled containers'in 
order to avoid any possible contamination. Also, great 
problems would be experienced in such areas as heat 
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dissipation of the final device, and the number of attempts 
required to produce complete working systems from a collection 
of very delicate chips. 
These problems can, however, all be overcome and the 
technique is quite widely used in industry, particularly for 
the production of hybrid and military equipment. 
Once the problems of miniaturization have been invest-
igated and solutions found, it should be possible to produce 
RSPs very cheaply and this will emphasize the need for an 
efficient means of program preparation and generation. This 
will arise as a natural progression, since, as the availab-
ility of cheap and small RSPs increases, so the number of 
people interested in their capabilities and use will also 
increase. 
A start has been made on a programming system, aimed 
at fulfilling this need. The system has been called the 
High-Level Definer, and is described in Chapter 4 and 
Volume 11-4. It is the author's opinion that most of the 
remaining research to be conducted on the RSP project, lies 
in the programming and program preparation fields. The High-
Level Definer represents just one attempt at a solution to 
what is possibly the most complex problem of the entire RSP 
concept. 
It would appear that the High-Level Definer is a 
satisfactory solution as far as it goes, and that the 
underlying principles are sound. The ability of the system 
to generate efficient programs from a source containing a 
few simple statements has been demonstrated (Vol. 11-4). 
There are, however, certain problems and limitations imposed 
on its effectiveness [2~ and the whole topic demands a great 
deal more fundamental research. 
Without a proper programming system, the RSPs will 
remain 'basic hardware shells' and be of little general use; 
they will remain, like microprocessors, the province of 
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persons well versed in computer technology and programming 
techniques. They could still prove extremely useful, even 
if confined to this small group, but to realize their full 
potential the RSPs must be made available to non-expert 
users. The overall concept behind the RSPs is that they are 
to be software definable instruments and should, correspond-
ingly, demand no more of the operator than any other piece 
of complex instrumentation. 
Any attempt to suggest possible areas of application 
for the RSP would be a rather meaningless exercise; anywhere 
that the processing power ofa microcomputer may be put to 
effective use is a potential area of application. Many of 
the uses may not exploit the full power of the RSP, 
obtainable when it is operated in the master-slave mode, 
but they would be, nonetheless, a possible application. 
A great deal more work is required on the EEG analysis 
system described as an application for the RSP in this thesis. 
One of the major requirements is the need to perform many 
more tests on recorded EEG data, with some long term trials 
(e.g. 24hr. recordings). It may be found necessary to 
incorporate some small modifications into the basic program 
developed for this investigation, and it may also be possible 
to increase the execution speed; this represents an area for 
continuing research. It is the author's opinion that any 
modification should not, however, sacrifice the standards 
set for the performance of the basic algorithm, e.g. the 
second-order filter should not be replaced by some inferior 
configuration. Rather, it would be better to await the next 
generation of microprocessors, with which an improved 
performance may be attained, e.g. lower power consumption, 
improved facilities (hardware multiply/divide), easier system 
configuration, etc .. 
It is not being suggested that the method employed in 
the present analysis is necessarily the best or only means 
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of tackling the spike detection problem with a microprocessor; 
many other approaches may prove equally effective. The RSP 
is an ideal vehicle on which to develop and test different 
routines since, like any computer based system, its operation 
is determined by a program, which can be altered quite easily. 
The RSP also offers the possibility of adaptive or 
'learning' type programming, by virtue of the fact that the 
program store is contained in the read-write memory and so ' 
may be modified at run time (dynamic programming). It is more 
normal practice to store the program in some form of programm-
able read only memory (PROM) for microprocessor applications. 
Great care is needed in the use of a technique such as 
dynamic programming as the problems of debug and software 
reliability (see Chap. 4) can be daunting, The method does, 
however, offer interesting possibilities. 
The major problem faced by any detection scheme is 
likely to be that of artifact rejection. This problem 
represents a research topic in itself, and will be of 
particular importance for the miniature version which is 
intended for connection to patients who will be free to move 
around. A relatively crude method has been proposed and 
tested, with some degree of success (see Chap. 7), but it is 
considered that a much better solution is demanded. A very 
important factor in the synthesis of a better rejection 
scheme is the capability offered by the system to operate 
on up to three electrode sites, in its present form (a single 
input can be processed in ~640~s and 2ms are available 
between samples at 500Hz sampling frequency). Since an 
abnormal discharge appears over a finite area of the scalp 
[38] its effects will be observable at a number of adjacent 
electrodes. This need not be the case for artifact, and so 
could prove very influential in the formulation of an 
artifact rejection scheme. 
The use of the signal from several electrode sites may 
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also make it possible to lower the detection threshold level 
used for the present analysis (see Chap. 7) and thereby 
reduce the possibility of missed features. This is not 
practical at present since a lowering of the threshold level 
would automatically lead to an increased false alarm rate. 
If several signals were available on which to perform the 
detection decision, this situation may be improved consider-
ably. 
More electrodes may be taken into account if the sampling 
frequency is reduced, but care will be required should this 
method be adopted, as it will necessarily increase the wc/ws 
ratio, which, if increased too far, could introduce significant 
errors into the system. The first effects will be experienced 
in the differentiation (differencing) operation, the errors 
for which can be seen from an inspection of Figure 6.10. 
Further, the spike detection routine is likely to be adversely 
affected since it will have fewer samples on which to base a 
decision. This disadvantage will be partially offset, though, 
by the increased emphasis given to the spike feature by the 
differencing operation. 
The consideration of the artifact problem also raises 
another question, which requires a great deal of research, 
and that is the type of electrodes to be used, the method of 
attachment and their placement. The electrodes must be 
attached, but with the proviso that there must be no damage 
caused to the scalp, or discomfort to the patient. This is 
very important if the electrodes are to remain in position 
over long periods (e.g. 24hr. observations). The problem of 
electrode placement is also very complicated and it may prove 
beneficial to locate the epileptic focus (should one exist) 
by conventional means and arrange the electrodes accordingly, 
whenever possible. 
Before the EEG study is left, two practical problems 
must be mentioned. The first is the need for a low-noise, 
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alLow Lhc ,:<y:;Lc!1l Lo b(~ ntt:'::hod Lo (1 p;ll.:.icnt, rrtl:hc:r than 
using the p:,:,c-::r-lplificrJ r:rr:d f:Llt'~'J.c(J ou:::'p1Jt fro:n the fM tape 
recorder. The s 2C.O~ld, Clr.c1 rlOS t irr:portont cons icleration of 
all, is that of syst2m 7.r.tegYity ~ and tho need to isolate 
the patient froc any ::'njurous volt:~,gcs which Hmy be present 
in the system. T~e highest voltage employed in the RSP is 
likely to be 12V, 'ivith a IT,axi:r.·uJ':! d:!.::ferential of ± l2V (i. e. ' 
24V) , which, although not lethal, can be very unpleasant if 
applied to the scalp. 
Finally, the problem of p~ocessor noise must be given 
careful consideration. Special attention must be paid to 
this probleT!1 cl.'.lring the construction of the portable and 
miniature RSPs in order t:1.at this particula~ source of error 
may be reduced to a minim~m. 
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The ability of microprocessors, in particular the 
sixteen-bit devices, to deal with the very demanding problems 
encountered in real-time signal-pTocessing, has been demon-
strated. Further, the advantages offered by the Roving Slave 
Processor (RSP) approach to computer-aided measurements in 
general have been established. 
The problems associated with the RSP technique have 
been identified and solutions obtained to most during the 
course of this research. The major remaining problem is the 
method to be employeq in order that efficient programs may 
be generated easily from a high-level type of language. One 
method has been implemented but this offers only a partial 
solution. 
The possibility of producing a miniature version of the 
RSP now exists and this should make the device suitable for 
many interesting applications and provide the basis for a 
great deal of future research. 
Of equal importance to the work on the RSP are the 
results obtained for the real-time EEG analysis system. Many 
of the major problems associated with the EEG signal (e.g. 
its non-stationary nature) and methods commonly employed 
for their analysis (e.g. the running mean) have been identi-
fied. In particular, the problems encountered with frequency 
domain analyses were examined and it was concluded that a 
time domain approach would be better suited to this partic-
ular application. 
The suitability of the time domain approach has been 
demonstrated by the algorithm employed which isolated, 
successfully, abnormal spikes occurring in the EEG records 
used as test samples, in real-time. Most of the problems 
associated with an automatic analysis of the EEG signal 
have been overcome but some further research and development 
work is still required in order to refine the system. The 
initial results are very ,encouraging, with a very high 
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detection rate (96%) established for the. test records. 
The most i~~ediate problem remaining, is that of artifact 
rejection. A simple method has been implemented and has met 
with a reasonable degree of success but a much more elaborate 
system will be required before any attempt can be made to 
connect the RSP to a patient. 
A further important aspect of the RSP's capabilities 
is demonstrated by the EEG case study and that is the 'pre-' 
hardening of designs' facility. It would be a comparatively 
simple task to implement the spike detection scheme, devel-
oped and proven on the RSP, in the form of a very small, 
low-power, dedicated hardware device, should this be desired. 
To conclude, it has been shown that the RSP, with the 
provision of a suitable program, is a viable proposition, 
capable of performing very complex computational tasks. In 
its present form, it could provide a very powerful link 
between the rapidly advancing fields of high technology and 
practical applications. Care will be needed in their use, 
however, if the basic problems which can arise with computer-
aided measurement techniques are to be avoided. The research 
work carried out on the EEG serves as a good illustration as 
to the level of understanding and appreciation of the 
processes involved, expected of the user. 
If 'standard software blocks' are to be employed for 
the generation of programs to run on the RSP, as proposed 
by the High-Level Definer system, there is a great danger 
that many of the fundamental signal-processing constraints 
will be overlooked (e.g. limit-cycle behaviour in digital 
filters), which may have very serious effects on any results 
thus obtained. 
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Computer-aided measurement by means of a portable, dedicated 
processor is a new concept in instrumentation. John Brignell, Dick 
Comley and Dick Young outline the development of the roving 
slave processor. 
The results of two years work on this development in the 
field of computer-aided measurement are described. The 
evolution of the concept, experience of building a proto-
type with the Fl DO·M processor and present work on the 
hardware and software of fully developed systems based on 
the Fl GO·L microprocessor are covered. 
The cheapness and portability of increasingly powerful 
microprocessors are shown to lead, via hierarchical com-
puting, to a form of activity in which the online processes 
are carried out by a subordinate processor totally dependent 
on a main computer but capable of disconnected operation. 
The design requirements are discussed ''lith particular 
reference to existing signal processing bottlenecks, and a 
powerful multiprocessor format is proposed. 
· The implications of the software definition of instruments 
are investigated. it is claimed that the combination of soft-
ware and hardware developments leads to signal processing 
methods of great potential power. Reference is made to 
applications such as continuous patient monitoring. 
The emergence of computer-aided measurement (CAM) as a 
recognizable branch of applied science has its origin in both 
economic and technical necessity. The ecor-amic fact is that. 
most lJ.boratory imtruments are ver',' little used. whc;eas the 
computer, by confining specialization to software, offers 
generalized hardware which can be intensively used. The 
technical fact is that many of today's urgent problems of 
measurement cannot be solved without the processing 
power of the computer. 
The idea of the roving slave processor (RSP) is an ex-
tension of the technique of CAM which also has both 
economic and technical origins. It comprises two concepts, 
one of hOirdware and one of software. Cheap microprocessor 
technology is just beginning to reach a level of processing 
power at which it can support some of the real-time signal 
processing tasks of CAM. Meanwhile, rapid advances in 
digital signal theory have provided the means of creating 
software packages which offer the instrument user un· 
precedented signa! processing capabilities. 
A typical CAM exercise is divided into three phases: 
• Prcraration 
• Online 
• Post mortem. 
The computing activities in these phases differ greatly, 
and it is this difference which leads to the RSP idea. 
to make the solution practicable, assembly, testing and 
si mulation. 
Online comprises the measurement phase in which the 
computer is engaged in data acquisition, condensation, 
digital filtering, transformation and provision of monitoring 
information, mostly in real-time. 
Post mortem is an optional phase in which data are 
analyzed and various other offline computations are carried 
out according to their nature. 
The second of these phases is very different in character 
from the other two. It needs none of the expensive periph-
erals or software systems they require, but in contrast it 
does demand a high-level of processor use. Preparation and 
post mortem can be carried out quite effectively on a time-
shared basis, but the time clement is so important in the on-
line phase that it is essential to occupy the whole processor. 
An obvious step in view of these considerations is to 
hive-off the online activity to a special processor which is 
subordinat:! to the main computer, that is to construct a 
hierarchical system. Within the master-slave relationship, the 
slave processor acquires its program through a suitable inter-
face from the master computer, which has carried out the 
whole process of prep~ration, compilatio" and assembly. 
Microprocessor technoiogy, however, offers not only' 
cheapness and increasing power, but also portability. The 
roving slave processor arises from the severing of the 
umbilical cord, the communication cable, between master. 
and slave computers as soon as the RSP has received its 
program. It is a small dependent processor with no general 
purpose peripherals. Its hardware sheli houses an extremely 
versatile instrument whos'2 behaviour is defined by the soft-
ware. The peripherals it has are used for signal processing 
such as clocks, digital to analogue (DIA) and analogue to 
digital (A/D) converters, and transient recorder 2. 
The software implications of this development are 
interesting. It is possible to design and construct instru-
ments by linking together standard software packages 
which represent the basic modules of instrumentation such 
as digital filtering, Fourier transform, signal averaging, 
waveform rccogni~ion a"d feature extracli()n. The potential 
power of the method depends on the orpnilation of the 
software system. 
THE RSP CONCEPT 
Most of the clements of the RSP approach rave existed in 
one form or another in comp:Jter applications. In 1976 
microcomputers of sufficient processing power enabled Preparation consists of analyzing the measurement 
problem, finding a theoretical solution, preparing programs 
Department of Electrical and Electronic Engineering, The City 
University, St John Street, London, ECl \' 4PS, UK 
these elements to be combined into an effective and versatile 
instrumentation scheme. The roles played by these elements 
can be illustrated by considering how a typical CAM 
exercise is carried out. 
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':·.n e~sential prelim;narv is a thoro:.::;'~ J.na~ysis of the 
mCZi,l1rCment problem. Thb cornpri~~:, :he physical or 
inlormdlOry entity to be qU2mifie:J .::- ~ the number of 
imp..:dimcr;ts preventing acct,;~ale q.j:':1:ificZltion. Initia!ly 
some quz.ntitativc information is ava:'"ble so that t:,e bounds, 
for exam;ole of ar:1plitude and bandwid:h, can be estaolished. 
The earliest role of the master computer is in evaluating 
mathematical results or for modelling. This implies that high 
levellangl1age must be available. 
When the analysis has been completed, it is necessary to 
seek a solution. This usually needs a method of: signal 
acquisition, signal processing, and delivery of information. 
The degree to which the solution will be imperfect is 
determined by the physical interpretation made. In many 
cases the microcomputer will not give the required per-
formance and must use special hardware. When the micro· 
computer version has been designed it may be implemented, 
the difference being that here the computing methods are 
used instead of the traditional computing for instrumen-
tation-support. Up to this point any computing service and 
language would suffice, but now programs such as cross-
compilers, cross·assembiers and link editors are essential. 
In the microprocessor implementation, the engineer is 
usually pre-occupied by trade·off betwte:l hardware and 
software sub-solutions. The RSP approach rejects the possi-
bility of variations in the hardware. As a consequence it is 
accepted that applications will occur in which the RSP 
- approach is not practical because of limits of the currently 
available processing power. 
. Ideally the implementation process consists of the 
collocation of standard packages representing the funda-
mental blocks of instrument behaviour. The result is a 
program residing in the store of the master computer but 
designed to run on the slave compute.r. A final, optional, 
stage before program transfer is the simulation of the 
instrument in the master computer. A good simulator with 
accurate timing provisions can be a very powerful piece of 
support software. 
The roving slave processor is now plugged into a special 
interface of the master computer to bt! charged with its 
program by a store·to·store direct memory access (DMA) 
transfer. This interface is made as (:f-::-:ient and as fast as 
possible, not because the charging process needs to be 
carried out quickly, but because it is often useful to carry 
out a check on the performance of the instrument while it 
is working in the hierarchical mode with the master com-
puter acting as a monitoring panel. 
The basic RSP comprises a central processor, a random 
access memory (RAM) store and signal input/output (I/O) 
channels. It has no general purpos.e peripherals and no 
computer monitoring panel. Once chuged with a particular 
., program it assumes the role of the corresponding instrument 
and maintains it until recharged. O::ltionally it may return 
to the master computer to deliver acquired information, but 
but more usually it will remain connected to the test object 
acquiring, returning signals and displaying information. The 
master-slave relationship is illustrated in Figure 1_ 
DESIGN CONSIDERATIONS 
A long term aim of this research is to develop a portable 
cievice, which could, for example, be carried on the person 
of a patient undergoing continuous monitorlng. r:~nce, size, 
weight and power consumption are important factors in the 
choice of technology. At the commencement of the work in 
1974 a decision was made to by-pass the then dominant 
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8-bit form of microprocessor and to aim for a minimum of 
16·b:ts. 
Th~re are three aspects of word length which restrict 
signai processing power: the instruction set, data precision 
and coefficient precision. 
The range and r.ature of the instructions available greatly 
influence the efficiency with which real·tim,;; processes can 
be carried out. A variety of addressing modes contributes 
to the optimization of programs for s?eed. Bit·testing and 
bit·setting instructions allow the use of fast flag-based 
routines in critical program areas. A range of shift orders 
(arithmctic, logical, doub:e length and cyclic) can also 
contributc to time s3.ving by speeding up such essential 
operations as scaiing and packing. Alternative forms of 
jump (link storing, bit·testing, switch, relative, absolute and 
incremental testing) add to the possibiiities of efficient 
program design. Each of these types of instruction, in 
addition to the ordinary arithmetic and logical ones, helps 
to reduce both execution time and stored program length. 
Eight bits is simply not sufficient to span the range of 
alternatives. 
It is not unusual for an instrumentational precision to 
be aimed at one part in 103 , that is 10 bits of information. 
Furthermore, if prtcision is not to be lost through changes 
of effective length in intermediate calculation, such as 
mUltiplying by a coefficient, the capacity must be greater 
than this, and in practice 16 bits is not generous. 
A factor which is often u:l~erestimated is the precision 
required for stored coefficients. A digital filter, for example, 
is made up in the form of sums of delayed input and output 
values multiplied by appropriate coefficients. The quality 
of the filter is determined by the accuracy with which its 
poles and zeros can be placed. Usually these will be close to 
the stability boundary (the unit circle in the z domain or 
the imaginary axis in the s domain' ,2,3) and their placement 
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is controlled by the coefficients. 16 bits is barely adequate: 
('ight is al most us~less. 
~ Taking these and other operational considerations into 
account an ide2.1 processor will have the following features: 
16-bit data and fully utilized instruction word 
Simple DMA facility 
Compiehensive vectored interrupt system with priority 
Low power from single supply 
Single clock input 
Internal working registers 
Low implied external component count 
Integrated system philosophy with mUltiprocessor 
capability 
Internal multiply and divide. 
We were fortunate to have early access to information 
on the proposed Fl OO·L device which exhibits many of 
these features although it has no internai mul tiply /divide 
and onlv one internal register. This was used in the 
. deveiopment work to replace the F100-M in the first 
processor that was built using the medium scale integration 
(MSI) form. 
The first 16-bit chip available to us was the CP1600 
which has many good features but at present only has a 
lO-bit wide instruction set, although well geared to real-
time use, and a second prototype RSP was constructed 
incorporating this in the form of the GIMINI micro-
computer, see Figure 2. 
The TMS9900 is attractive for the partial multiply! 
divide in hardware, but has compensating disadvantages. We 
have not yet explored its practical possibilitits. Also worth 
considering is the I M61 00, with only a 12-bit word, but, 
being comp!ementa~y metal oxide semiccnductor (CMOS), 
is attractive for low power applications. 
Bit slice processors offer great signal processing 
capability, but were considered too expensive in power, 
size and development effort. 
At present, in terms of an overall system for this appli-
cation, the Fl OO-L appears to be marginally superior, and 
it is ~he basis of the ongoing development work. Work is 
continuing on the CP1600 prototype, however, and future 
developments may enhance its capabilities. 
Software must not be neglected in the design. The 
assembly language should bc powerful but bear a close 
relationship with the internal operation of ~he processor. 
The CP1600 is particularly good in this respect. The Fl00-L 
has an extensive cross·assembler and link editor, and, 
particularly important, a comprehensive simulator with 
detailed timing facilities. 
The RSP is a tool for engineers and it is a matter of some 
regret that the trend away from algebraic towards literal 
mnemonics has continued. It is easy to demonstrate that 
engineers and other numerate professionals find the 
algebraic variety more scrutable. We have developed an 
algebraic cross-assembler and de-assembler for the F100-L 
which has proved a USefUl practical and descriptive tool. 
PROTOTYPES DEVELOPED 
This development work has been planned in three stages, 
the second of whicl'l is underway. The first stage was the 
construction of transportable prototype RSPs. In these no 
attemot has been made to miniaturize or conserve power: 
in fac~, they have deliberately bceil made large and access· 
ible and take the form of 482.6 mm (19 inch) rack crates 
on castors. The CPi 600 prototype has been used as a test 
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Figure 2. The two prototypes: on the left, CP1600 version 
carrying cassette and paper tape readers; on the right, FI00 
version in pure RSP form 
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4k x i6bit 
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mom comP"ter 
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Figure 3. F700-M system with four multiplexed peripherals 
bed for alternative methods of overcoming the volatility 
problem. It has, for example, been equipped with a cassette 
recorder onto which the current store con~ents can be 
copied under battery back-up supply as soon as a power-fail 
interrupt is received. 
The F1 OO-M prototype was begun 18 months before the 
F100-L processor and its important ir.~erface chips were 
available. In this computer the equiv?,!cnt of the F100-L 
chip is a five board MSI processor and I/O is handled by a 
two board controller. The procE'ssor is functionaily identical 
to the large scale integration (LSI) vers;on, but the con-
troller is not as effective as the LSI interface <ct, which has 
led to some problems. 
The MSI prototype is shown in Figure 3. In the RSP, 
peripherals are not standard computer types (paper tape, 
teletype, etc.) but rather signJI :ypcs (A/D co!"\V('rtcr, D/A 
converter, clock) together with cert2.in dcveloomcnt 
monitoring facilities, such as a lig}1t emitting diode (LED) 
to indicate when sampling is too fast for the current pro-
gram loop, see Figure 4. The m2ster comp\Jter, a Ferranti 
FM1600B, also takes on the status of a peripheral and is 
connected to the i/O control kr via a special detachable 
interface and a peripheral :ont,Ot unit (PCU). 
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T;,(: second st::gc is t~e development of a portable 
vCisic:-', and the cxpe,ieilcc gained with the prototy.pe is 
bci~~ :rcorporated intI) a systCfT'\ based on the F100-L and 
i':.5 i:-, ;';riace set. Thi:; experie:occ has emphasized the two 
b~t::C:i,('cks which greatly rcstriCi: processirg capab:!itics. 
0:-·; ;., input/o 1jtput the other is !nulti;:J!y/divice. As hr as 
the ~::cond of these is concerned the savi ng grace of the 
F1::·-L is that a special processor concept is bui:t into its 
svs:er:1 philosophy. A special external TU:1ctio:i instruction 
enao :cs con trol ~o be passed to a special p~ocessing t.:n it 
(SPU) connected to the F 1 00- L b'JS and cap:.ble of oper-
at~ng directly on the store. The achievemc:,t of s:gnal pro-
cessing speeds in such act;vities as digit?1 fiitering depends 
on a m:.Jitiply/divide processor chip becomir,g available. 
Fi;:~ure 5 shows a prototype RSP bascd on the Fl00-L. It 
w;ll be noted that all dcvices are connected to the bus via 
tbe versatile interface set (IS, of chi;:>s and that priority 
ir. interrupt and DMA oper2.tion is achieved by daisy chain 
connection of the control I in~s. The memory store Geveloped 
so fa~ for this version is based on n-type metal oxide semi-
conductor (NMOS) devices for which the refresh is main-
ta::1cd by battery back-up following a shut-down routine 
which is initiated by a power-fail interrupt. ObviOl.:sly static 
CMOS devices promise a better solution, but at present they 
suffer from a pa-:king density disadvantage. 
The input/output bottleneck requires rather more 
thought, and once again it is ~he system philosophy of the 
F 1 OQ-l which suggcs~s an answer. This processor is 
particularly suitable, through the versatility of its interface 
set, for multiprocessor systems, and it is feasible to provide 
a se;n"ate processor to service the input/output devices. A 
proposed multi~rocessor scheme is shown in Figure 6. The 
I/O pro-:cssor services all interrupts and DMA requests 
from the PCUs according to a program held in its secondary 
store. Only data for direct calculation arc passed to the 
mzin store by bac!<-to-back interface sets cO:1nccting the 
primary and ~econdaiY buses. The main and special processor 
ur;ts :lre concerned solely with executing rJpidly the calcu-
la::on iOODS of the p~ogr(lm and they can only be interrupted 
by the I/O processor. The r.et result is that signal processing 
thw:Jghput can be considerably increased, though at the 
expense of an increased buffering delay. 
The third stage of the hardwc.re development, which is 
in the future, is the production of ;) miniature RSP, which 
FiqIJre 4. Testing the converter board with a sinq1c-polc low-
pass digital aller in operation 
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Figure 6. Multiprocessor RSP with special processing unit 
and second F700-L as I/O processor 
could, for example be carried en the persen o~ a patient 
undergoing centinuous monitoring. It weu!d need to be 
cheap enough fer a large number ef RSPs to be serviced 
by ene master cemputer, so. that they would be available as 
tailor made instruments for a variety of applications. 
DISCUSSION 
,...1 though we have concentrated or. the hardware aspects of 
the RSP, it is the software design which wi:1 determine the 
applicability of the cencept. It sho.uid be possible to. devise 
a scheme where tl)e instrument user can nominate standard 
software package; and concatenate them appropriately by 
typing in relativeiy simple high-level instructiens to the 
master compu ter.. For example to. intreduce a low pass 
digital fi!ter he weuld specify such factors as: the cut-off 
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frequency, as a mUltiple of the sampling frequency; the 
maximum errors in the pass and stop bands; and the source 
and destinatien of the data. The computer wo.uld send back 
warnings about such things as the execution time of the 
resulting program and generate it as a blo.ck suitable fer . 
link-editing into. the overall program to run on the RSP. This 
is quite feasible, but it implies a great deal ef software 
develo.pment effort 
There are also dangers in such an approach. A simple 
example is provided by the sampling theo.rem. If the 
sampling rate is inconsistent with the bandwidth of the in-
coming signals, the RSP will carryon processing, unaware 
that the data are corrupted by aliasing, so it is not a device 
to be used by the ill-informed without expert support 
Similar remarks apply to understanding the limitation~ of 
transducers_ 
One of the most promising areas of application is for 
tailor-made instruments. I n electroencephalograph (EEG) 
measurements for example there is a waveform which is a 
characteristic precursor to an epileptic fit. Unfertunately 
this waveform varies from individual to individual, but RSP 
techniques would permit the creation of a personalized 
instrument to give warning in the case of one particular 
patient. 
Another important area is in the testing of 'pre-hardened 
instruments. The RSP can be taken out into the field to test 
several successive forms ef an instrument, which when 
pronounced satisfactory is ready for muhiple preduction 
with the program hardened in ROM. 
The third main area ef application is fer special instru-
ments which are required urgently but only for a short 
time, a common occurrence in fundamental research. 
Fourthly, the RSP can be used to give certain important 
peripherals· a reving commissien. An example is the online 
transient recorder which can be used to selve several diffi-
cult preblems which occur in the field, such as the capture 
and recording of acoustic emission waveforms from micro-
cracks in high pressure gas vessels. 
CONCLUSIONS 
Computer-aided measurement has tended to take the form 
ef ad hoc solutio.ns to specific preblems. There is a need 
for a more general approach which will provide insight and 
foster a cumulative grewth ef technique. The work 
described is the result of an attempt to apply such an 
appro.ach with the incorpo.ration of economic and techno-
logical considerations. The RSP cencept appears to have a 
wide range of potential application. Whether this is achieved 
in practice will depend on the development of a software 
backgreund. What is particularly requireCl is an emphasis 
on software for signal processi ng, whereas most effort in 
the recent past seems to have been concentrated en the 
less difficult, theugh more complicated, organizational 
aspects ef software. 
REFERENCES 
Brigneil J E and Rhodes G M, Laboratory online computing, 
Intertext, London (1975) 
2 Rosner R A, Penney B K, Clout P N, editors, Online computer 
in laboratory use, Advance Publications, London (1975) . 
3 Gold B and Rader C M, Digital processing of signals, McGraw-
Hill (1969) 
19? 
microprocessors 
• 
Relieving the Real-Time Signal Processing Load 
Introduction 
R.A. Comley 
Abstract: Real-time signal processing places large 
demands on central processor time. a situation which 
frequently leads to the inefficient use of scmputer 
installations. This paper outlines a novel method of 
overcoming this problem by hiving-off the real-time 
activity to a small processing unit. The system is 
hierarchical in nature Dut the unit may be detached 
and operated autonomously while remaining totally 
dependent upon the master computer for all of its 
fundamental needs. Hence. the device may be taken to 
the test object. rather than vice-versa. and dedicated 
to a particular application for as long as required. 
The hardware and software considerations of such 
an approach are discussed. 
In medicine, as in other scientific fields, a great deal of time 
and effort is expended in signal-processing tasks. Much of this work 
involves real-time computations and. as a result. can often lead to the 
inefficient use of a computer installation. If full benefit is to be 
obtained from the computer and its expensive peripherals their available 
time must be used effectively. 
In order to allow as many users access to the machine as possible 
some form of time-sharing is usually adopted. This method is perfectly 
adequate for most tasks but may be virtually useless for real-time work. 
For some applications the time element is of such importance that the 
processing task demands sole occupancy of the Central Processing Unit 
(CPU) if a solution is to be obtained. Obviously. this will result in 
very inefficient use of the computer and its facilities, as they may be 
committed for a considerable period to an application which does not 
require the use of most of the peripherals. 
This situatiQn is furt~er aggravated in the medical field by the 
need for 'person-3 ~ -i.3 n d iflstruments'. In mar'y "ii t'Jatiotls the quant i ty to 
be monitored may ~8 similar but the ChAr]2tsr'.~~:c3 ~ay differ greatly 
f t · J..', • r :,m p=: .lpn, t~,. ['.2+'-",'," • '",' ,-, - h" 
- c , - , , __ ~ .8. 1" :::i~-= :,.:::,0 \II,,:",:_;~" t: ::1!:}k"'-JnC-W2Ve 
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precursor to an epileptic attack. This means that the entire computer 
must be dedicated to an individual patient for as long as is necessary 
to perform the required ~easurement. 
One solution to these problems is the purchase of a mini-
computer which may spend at least some of its time completely dedicated 
to one particular task, but these still tend to be fairly costly items~ 
as do the rapidly emerging micro-computers (indeed, a usable micro-
computer system will often cost as much as a mini-system). 
In many situations this high CPU demand may exist for a short 
period only~ or may arise in short bursts, throughout the course of the 
measurement. Hence, another solution is the addition of a pre-processing 
unit to relieve the main computer from some of the more mundane tasks 
while maintaining the ability to grant the real-time problem exclusive 
use of the CPU~ when required, by means of a high-speed interrupt system. 
Both of these approaches proffer a solution to the real-time 
processing problem. A third possibility exists, however, which combines 
both of the above ideas in one unit and furthermore extends their 
effectiveness. A closer inspection of a typical real-time computer aided 
measurement (CAM) problem points the way to this solution as outlined 
in the following paragraphs. 
stages in CAM 
Typically~ the solution of a CAM problem can be divided into 
three stages:-
i) Preparation 
ii) Measurement 
iii) Post Mortem 
The first stage, preparation, consists of defining and analysing 
the problem and then preparing a means of solving this problem, usually 
this entails the preparation of a program but may also require the 
construction of some small piece of hardware. 
The next stage is the actual measurement phase for which the 
computer must be connected to the test object, be it a piece of 
machinery or a patient, and the programs prepared in stage (i) are used, 
in real-time~ to monitor various parameters and/or control some action. 
TIIU findl stQ~8 involves taking the rssults ubLain8d in stage 
(ii) and performing further processing upon them, to provide, for 
example, some permanent record of the processed data, e.g. a distribution 
plot. This is an optional stage and may be omitted if not required. 
A careful consideration of these three stages shows stage (ii) 
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to be very different in nature from the other two in that it does not 
require the use of any of th.e expensive peripherals or operating systems 
required by the other two stages but it does denand a high level of CPU 
time. 
stages (i) and (iii) are not time critical and so may be carried 
out quite adequately on a time-share basis, but stage (ii) is often so 
time dependent that it may not. 
The obvious next step from here is to 'hive-off' this second 
phase~ in some way, to a small processor which may be dedicated to the, 
real-time task for as long as required and then made to report its 
findings, or results, at the end of the experiment. 
There is nothing really new in the solution so far as this is 
the basis of many hierarchical systems currently in use. What is 
proposed in this paper, however, is to take this solution one stage 
further, i.e. make the hierarchical machine detachable from the master 
computer and capable of autonomous operation whilst remaining totally 
dependent upon the master for all of its fundamental needs. 
The Roving Slave Processor 
The proposed device has as its basis a sixteen-bit microprocessor 
and a small associated store. It has no general peripherals of its own, 
not even a front-panel (save for a run/stop switch) and is totally 
dependent upon the host machine for the provision of all such facilities 
when they are required. 
In contrast, it will be equipped with special signal processing 
type peripherals (e.g. an ADC/OAC channel) by the addition of boards 
extra to the basic system, while even more specialised boards may be 
added if required for some particular task. 
This basic hardware unit is termed the Roving Slave Processor, 
or RSP. 
Using the RSP 
A typical CAM operation will now proceed as follows:-
The problem is analysed, as before, and programs prepared on the 
master computer. These are then assembled into a machine language 
suitable for the RSP via a cross-assembler. At this stage a simulator 
is a very useful and powerful piece of software support to help 'debug' 
the program, though it is possible to proceed without one. 
The RSP is now connected to the host computer via some suitable 
link. This could be some general input/output port (e.g. a modified 
reader/punch or teletype channel) or a specially constructed channel. 
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The latter solution is preferable as a high speed link can help if the 
RSP is to be tested in a hierarchical mode. This is useful as a final 
check can be made on the program whilst it is actually residing and 
running in the RSP with the host machine controlling and monitoring the 
activities, for example to single-step the RSP and display the results 
on its own front-panel. 
The assembled machine code is transfered via the link to the RSP's 
store by means of a DMA (direct memory access) transfer, and, once it 
appears to be operating correctly, the RSP may be unplugged, disconnected 
from the mains supply and transport~d to its required site for operation. 
The use of a microprocessor based system simplifies this stage consider-
ably as the RSP can be made very small and lightweight. One major 
problem, however, is the need for a non-volatile store in order to 
maintain the stored program during transit. Core-store is an obvious 
choice but it was rejected for this application as it was considered 
too bulky and that it would add considerably to the power supply 
requirements of the system. Therefore, a semi-conductor store has been 
selected, and a battery is used to maintain the supply whilst mains 
power is removed. No attempt is made to maintain the wnole system via 
this back-up supply: indeed, all non-essential circuits are deliberately 
switched off during the standby period leaving only the store with a 
power supply. The instrument in the present state of technology is not 
intended to run from a battery supply but from the mains. 
Upon reaching its destination the RSP may be reconnected to the 
mains and an ordered start-up procedure performed. 
The RSP, now ready for use, may be connected to the test object 
(i.e. the patient) and the program executed. Once it has completed its 
task it may be halted, unplugged from the mains and transported back to 
the host computer. Here, it is reconnected to the link to dump its data 
via another DMA operation leaving the host machine to proceed with the 
post mortem stage, if this is required. The RSP is now ready to be 
reloaded with another program to perform some other real-time task. 
Hence, it has now become possible to take the main computer, via 
the RSP, to the patient rather than vice-versa, which is usually the 
case at present. It is in this manner that the RSP extends the benefits 
obtainable from a straightforward hierarchical system, and provides a 
simple means to construct personalised instruments. 
Conclusion 
As can be seen from the above discussion the RSP is a very basic 
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'hardware shell' whicb may. via a suitable program. take on the guise 
of any desired instrument. It now becomes possible to describe an 
instrument ,as a concatenation of various standard software packages 
?alled from a teletype (or similar) - e.g. for a low-pass digital filter 
the operator would merely type:-
Type: L.P. 
Class: CH (Chebychev) 
Order: 2nd 
wc/ws: 0.1 (wc = cut-off frequency) 
(ws = sampling frequency) 
Once all of the required routines, plus any peculiar to the task 
in hand, have been assembled and linked together they may be dumped to 
the RSP ready for use. In this manner. with correctly organised software, 
the device becomes very simple to use. Some signal processing knowledge 
is expected of the user, however, if such basic problems as signal 
aliasing, for example, are to be avoided. 
A further advantage offered by the RSP approach is that, sinee 
the hardware is relatively cheap and simple to produce, a great many 
RSPs could be serviced by one central computer. In this way the 
effective real-time capability of the main machine 'is greatly increased, 
each user being able to dedicate a CPU to his or her problem for a 
great length of time, if necessary. 
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FI,. J ililistrates t/remgh degree 0/ miluaturisation a/the FIOOL. L to R: FJOOL, small-scale ilU~gl"Qted cirCllit, l'Cive, si"Gle mlllsistor. 
Super .. tool: the lnicroprocessor 
I·S revolu~·~on;'£'4ir.Q' ';~l~~~~tr' 1\7 'I . . II 'li!'!1i;::)Ji.t.k~ ilE..u;.UU~~ l. J 
:Ibe cretlal fmport:mce of tbe microprocessor to B~·itain's fun:re most use in the ciigit;::l I 1,500 compo::;:,ll.S and this 
I bas bem und<:rl!ntd by thl'ee recr.nt Gonrnment mores: tile eiectroilics fe!d wl":-:re '~!~n- I ,';us quicktj' h':c~;lscd to Department of Jndl1stry Is to make £7Cm.11\'eilablc to cn.co:Jrnge dnt'd building blocks' are, der.siti~s o~ ~:::~ th~n 1O.OO(} 
I tt,e USf of microprocessor tecimolosy, the Nntional Enterprise Tcq\l!red for lir.kh~~ together I componenb. k'r the ae"'ices 
Board Is plar.:ling l!n inl;~c:nt of £SCm. to build British micro- in various cOilfigl~r~tlons to I produced t(ld:l), (Fig. 1). 
proc~ groups hito n cODlpetitivc internlltlcrutl industry, and the perform some lo;!.ical opera- In 1972 ime;rated circuit Central Policy Review St.-liT (the 'Think Tank') Is to study tbe 
social implications of this new surer-tool. In thisartic!o R, A. COMl.E .. • tion. The standard b'J ildin:z 
Resear:h Fellow In the DeDSlrtment of Electrical ar.d E:cclrllnic bloc!.s required in such appit-
Engineering, explains the at'iture of the microp:ocessor re\'olution cations are rnallufactured in 
and descr:bes re3earcb at The City University into aspects of its the foml of integrat;:d cir-
appUcatlGD. cllits. 
The latest revolution in elec- sible, among many other Typically, these early de-
tronies, which plays an in- things. The transistor was vices contained about 30 
creasing role, both industrial the starting point for a components in a single p~ck­
and social, in our ~ietYt great research drive that is as age,measuring approximate-
.can be summed up in one intense today as it was two ly 20 mm by 6 mm (! in x 
word: microprocessor. decades ago. * in). They are still in great 
, The microprocessor is the The manufacture of a demand today, and their 
newest tool available to the transistor relies on the dif- cost is now equivalent to 
computer engineer, whose fusion of different regions on that of a single trar:sistor, 
cont&ibution has had such a to a very small piece (or the major expense now be:ng 
I profound ~ffcct on life in the chip) of silicon or ~er- one of packaging and hanl!-! second half of tbe 20~h manium. These two e!em~nts ling. 
I c~ntury, from the automa- are known as semiconductor This level of teehnol0?Y is tlon of factory and otlice materials because of their known as small-scale lr.te-
·1 work to man's landing on electrical charactcri~tics and, gration and from it came 
the moon. ' together, they form the basis medium-scale integration in I To trace the microproces.. of the entire semiconductor which up to several hu~dreJ I sor's origins it is necessary industry. The methods ili- components may be ineor-
I to take a historical view of volved In the diffusion pro- porated on a single chip. 
I the electronics industry ill cess were refined throughout The pnx:ess.:s were: further general, paying particular the Fifties with i.he result refined and packing dcnsi-
attention to the semiconduc- that by the early Six.ties ties increased and by the end 
tor industry. ' severa] transistors and a few of the Sixties the first 1nrse-
Un~t 
Device. 
;1 
I 
I , ' 
I 
I 
The semiconductor indus- passive components (e.g. rc- scale integrated circuits liP-
try is relatively new, having sistors) could be diffused on peared.ll1ese were generally, 
its roots in tbe early Fifties to a single piece of SiJiCOll. memory devices in wh:ch 
with the introduction of the The first integrated circuits numerous functionally irlen-
first transistors, which made l~ad arrived. tical units are required. Tho: Fig, 2: 17re OOJic romptJlrclttscl 
the pocket-size radio P05- These devices have found fIrst ,devices contaiued ~omc Q computer s),stem. 
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technology had advanced to 
such a stage thC!t a company 
called Intel were able 10 
introduce the first micro-
processor to the market. 
This was a fairly b:.lsic 
device, but in the space of 
only six years it has l'om-
plelcly rC'o'olutlonised lhe 
ekctronics industry. Today's 
microprocessors, l~ontajn:nf! 
some 7,000-10,000 co:r,~;1-
ll{'nl~, :-,.:! vastly ~upciior to 
this first device. but <l stan 
had be~n made lnd otb.',· 
I:. manufacturers and l!SCf:. were quick to respond to this 13test innovation. 
! What is a rnicroorocessor'! 
lure and sell stich units. In 
general a means of loading a 
program into the compu1er 
and a method of obtaining 
the results are required. For 
loading purposes a card 
reader is generally used, in 
which small holes punched 
in canIs are 'read', and the 
r'::,ults are usually printed to 
provide a pcrmanent re(;crd. 
A raicroprocessor is the 
corrip'.Jtcr"s centra! proce~s­
jilt!- tlJlit, integraied (m':l 
~inflc piece of silicon. It is 
flot L!. compictl! computer on 
i\s o\\'n--it still needs a 
program store and ~(.'r.~(,' 
great number of micropro- I &lru~r all the central processor. 
cessors are also being jll- : of a computer. This is where ~ 
cnrporated into enterl:-:in- lour interest in microproces-
ment equipment. such us TV I ~ors lies. The aim of our; 
games, fruit machine~, che~s re~carch at The City Llnher- ' 
!!:l1l1es and so on, Althot1l:i1 \ sitv is to use them to help 
these amusement ar:ph.:a- . ~of\'e ~i£nal rro.:e:-sing prob-
tions are less imporl:lr:l tbell I !C:I"'S. This b.,~ii.:alij' involves : 
the machine COi1tr(.~l !:.(- i ll'c:dilig a cor::;;-.uou,\y \ary-
an~ples, ,~rom. ~ .l~:~I:t~.':~,i. I :~.£.,~.~gna!~fr(;~:i. ::on~e ;~hjcct 
po.nt of \Jew, tn\;) ::~I.,_r ... I.~ I .... (!\;. t~~t ;.1. ,n ll~,I.f, . a 
present more del11:~n".ii~' l~-.:CH;r,roce~"('· :0 <!n:d:.se 1t .. 
... .. , I" _. Or IT..... '.. f1.'" .• ""' • (···1:'~' ' PrO!!mn:mm2 flCt,) ~n ~" ,,: .• :.. :-.i!!i1,.!S ",: ... ~ '~'. , .. g : 
- , ~ f '.J I .. ... , 'oJ !!rcat ul:al C' compl:':~!l~'-'! \'. :t:·, In !hc '.;.:'. ·:;(·!·u ~re ! 
~ . . d I l' I . , ' proc~~~lng. nn ca l:~~.~t~·):~ 1 1;':1t)\\'n n~ a:.:~'·.~t:~ ~;g;1~::',.5=., l 
being reqUIred. I i.e.!. they are ': ,',,'!:!'lth,)U$ 1:1 I 
Note that for the~c \,>:,~:- li~nc. r\ cC!"ti;;r:'~us !;~naJ : 
c<!ted' types .of app!ic'aliCi:~. \ must h~ COilVt'!iec! toa. ~is- ; 
where the rnlCI oproce:;~c'l;<; ,:r~!e tc,rm ~:-I(;re a rmcro- i 
required to perform clll~· ,):1::" I r.roce5sor c~:r. Ci!i!~ ",:th it. i 
t~sl<, the. jnput-oUlPJ~ .d~- I Thi!. jn ... oi\'e~. jhici~'~ the; 
,'Ice rcqum:ment~ clIt: rr'll~l- I 
mal. The program ~I!!:d ce ~:.;t'".1 'id:/i 'l 
loaded onl\1 onc- whl"h "'~~~'.' ·,\",.;~crm II.~.\S;;, ~,df, , 
To answer lhi!> qties1ion and 
to \lnt.lerstand how a mkro-
processor works we mun 
Jook at more conventi011~;l 
processors, or computers :I':> 
they are more genem!ly Fig. 3: A 1yplcal desigll pr(lblem. 
known. An digital computers 
consist of three basic units, 
as shown in Fit!. 2. The 
central processing unit (CPU) 
is the part most people thbk 
of as being the computer. 
This is where all the pro-
cessing. or computation, 
takes place, e.g. value calcu-
lation. decision makinl!,logi-
cal operations etc. To control 
these operations a set of 
commands, or instructioll~ 
are reql1ired and these are 
J '" '" 'U •• '.' ~'1.·.ii" .. ' ! 1 .• 
. b: done durilig thc i ... ;;1n.lZ- ~; • .'iI!lll\JJ..\J l' . . . ~i:4i~~~'!~ 
facture of the store, ard t!~oe ;I/~~I' .,r·, . I rt ~'t,:; I ~ ~i ~1' 
means of' input-output,. 8ft 
does a conventional ('0111-
put~r. 
be k d· I I '.' i1 output may tn en )ii;:ot.y I";' .J 
from the output of the ;1' :l..fO- I I-
, held in the store. TIle set of I commands is known as the 
I program. 
I A section of tl1l: CPU is 
II set aside for fetching these 
commands from the store in ! a tOStesl sequence, decoding 
them (i.e. deciding what a I pattern of voltage levels ffom 
I the store means) and then seiting up the rest of the I central processor to perform I the requested operation. 
I When one operation has been completed the next I instruction is read from tl.e: 
store and in this manner the 
progral'11 is executed. 
In addition to the l>torc. 
and CPU some means of 
. communication with thc Gut-I side world is required-it is 
: of IittJe use having a com-I. puter if you cannot ask it to 
I do something and. when it bu done it, find out 1 he I molts. The communication 
I chaDndS aic grouped to-
gether u input-output de-
vices. . 
Microprocessors operate 
in exactly the same way as 
conventional processors in 
that they fetch a command 
from their program store, 
decode the instruction and 
then perfonn some appro-
priate logical action. 
To help understand how 
these new devices may be 
llsed, consider the example 
shown in Fig. 3. A system 
has three inputs, A. Band C 
and is required to .generate 
two outputs, X and Y, 
whose values are to be 
determined by the stale of 
the three inputs. The inputs 
and outputs can be consid-
eied as switches which may 
be either on or off. 
. The electronics engineer 
now has the choice of either 
building a circuit to decode 
the inputs and generate ap-
propriate outputs, or to 
write a program for a micro-
processor which reads the 
three input values, decodes 
them and then generates an 
appropriate output. In this 
manner a microprocessor 
cnn be used as a direct 
replacement for more con-
vent.ional circuits, and indeed 
this is an area where a 
great num1Ser of micropro-
cessor applications exj~t. 
The input-output devices 
(or peripberals) attacbed to a 
coml'uter are many and 
varied; indeed a whole rec-
tion of the computer indus-
try exists solely to manur~\{'- I 
Typical current applica-
tions include machine con-
trol sucb as automatic drill-
ingjigs, photocopiers, petrol 
pumps and the like. and in 
domestic appliances such as 
?utomatic washing mach-
mes, ~c\\ling machines etc. A 
prcccssor, in digital fo~r\i. ;i,,,,v.~,, ... , 
Microprocessors off~r nC>t ".'.!":"',,~, ~ :-; , r ~\ t 
only economical solutions to 'J 'J'..; ./ V'·f ' .. \" \1 Y 
the types of problems n~en-
tioned, but also pro\'ide 
'flexible' systems. For ex- ;;·::I:II.'I!\ 
ample, consider agein the ----' .... " .......... , .... -
bi . . F' .. 'r pro em I.uven 111 19. ~; 1. 
a change in the relationship 
between input and corres-
ponding output states is 
required it is a much simpier 
task to amend the control 
program for a microproces-
sor-based system' than it 
would be' to redesign and 
rebuild a more conventional 
circuit. This can be a very jmportnnt consideration fot 
the drilling jig application, 
for example,whcrc to reset 
the machine for a different 
job al1 that is required is a 
new program. These could 
both be included in the !arne 
store and a sin,le s\\-itch,' 
r(ad by the microproce~or, 
could determine which pro-
gram is to be executtd. 
A mieroproce~sor. how-
ever, is capabJe of much 
greater thin~s than simple 
circuit replacement: it is 
Fig. 5: D:?t~c::(:n oj tlrl! filtA 
"ormo"i" tl'· " SUi/OJr.: 1\'ar~ 
US;", c,.cs~:·co,:"c;'i.!f()n (from: 
Signal P,-(\ce!\~i'·.~. J!eauchamp : 
K.G.). I 
I 
signal into a series of dis- I 
crete samples, each of which \ 
is then represented as a I 
digital pattern to the micro- I 
processor (Fig. 4). This tech- ; 
nique i~ kllOw~ as cnalogue- i 
to-digit:ll conversion. ; 
Once the si£1la1 is in a 
digitised form, the :nitro-' 
processor c:ln be program-
med to perform various 
mathematical operation~ and 
tests on the data : for ex-
ample. by the use of a 
technique known as 'ero!.s-
com:lation' Ii. sill1a1 which is 
not appflrent to' the hunl:m 
eye can be detected in wbat 
liPfocnrs to b~ no ,·ery noisy 
wave[oml (Fig. S). This is 
just one of tbe many math-
ematical techniques avail- . 
able to the signal processinl 
engineer, but the use of a 
computer is required to per-
form the necessary analysis 
(2), (3). 
Many potential applic&-. 
tions for these techniques' 
e.'dst at remote or Jclcti\·ely 
inaccessible points. This' cr-' 
fectivety rules out the use or 
Fig. 4: Annlt>gllt DIUI lliscrf!/~ convcntioI)al computing syS-j 
l'f'prcstlluJlinn 01 Q sigm,l. tems as they t~nd to be larFl 
.,,' . 
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its mode of operation de~ 
fined by the provision of a 
suitable program. With the 
use of the specialtink \0 th~ 
main computer it is not 
necessary to change any of 
the circuitry contained in the :!-! j.v L-
RSP to rc-prot;lram it, but. E6m Ste 
as mentioned carliert ~pecial- ~,~ T)'Plcal aolice :.:-:! '4':1\'0 
purpose boards wilt f.en-
erally be required for !':pedfic 
applications. For examp:t, a 
circuit to perform the c:nu-
:~ 
V~virf.ty\VJ"~~r\l\j,~A , 
t I! 
logue-to-digital comer,ion 
described in Fig. 4 will be 
required for most si~r:"l 
processing applications, &O,.vL- Ii 1 Sole , 
Fir. 6: Wire" mlniatllrisatiOIl of the RO\';17g Slave PrcCl'ssor ;s 
compJ~,ed lire equipment Oil IIu! 111'0 pallets will fit into the case in 
tire ItHegroullfJ. 
The author's main urea of 
interest. 3J'Iart from the .:!e-
velopment of the RSP ide:l., 
is in the exploitation of the 
RSP in the medical res::!r.Tch 
fieJd, in particular for the 
analysis of the t~ec:trical 
activity of the human bri'!.in, 
It is possible, with electrodes 
placed at suitable points on 
the surface of the sealn, to 
detect and monitor this' ~cti­
vity-the principle em1"1o~'ed 
by the electroenceph&.~o!!ram 
(EEG machine) fcr many 
years. The purpose of this 
research is to providt a 
means of automatically de-
tecting the onset of an 
epileptic fit. 
:hi Sil\h lind .... ~n 1\1 U :.9!I\SIOtl t, 
III J!'EO ~C'rc) I 
Fig. 8: EEG tro('(: c"ntQillillgtlil .: 
tpileptic prtrllr!cr. \' 
device for this application is : 
that it may be taken to the 
patient's bedside. rather than I 
requiring the patient to 80 i 
to tbe compultr, as happms l 
at present. . Another con- . 
sideration is our hope that 
future developments in int~ . 
grated circuit te:hnology wUl I 
Dlake it possible to reduce i 
the dimensions of the RSP I 
still further. to £bont the size . 
of a prt!e:lt·day cdculator. i 
It will then b~ oractkable to i 
attach the RSit" ~he patient \ 
(for examp!:~. It may be \ 
carried in a !'Ii/eket) thereby 1 
enabling ti:e conlinuous I 
monitoring or various bio- I 
logical w:l\,eforms in as near 'I 
a normal en~ironment as I 
and bulky arrangements, 
With the use of micropro-
cessors. however, the possi-
bility exists or making a 
small lightweisht computer 
system which may. quite 
Qslly, be transported to 
some remote site to perform 
measurements. This has been 
the main theme of ou r 
research in the Electrical and 
EJectronic Engineering De-
partment at The City Uni-
versity. Work began almost 
three years ago on a project 
to produce a light, portable 
computer which we named 
the Roving Slave Processor 
or RSP (1). 
ers, printers etc.); instead 
the RSP receives its program 
from a large computer sys-
tem via a special link. 
Once loaded with a pro-
gram the RSP may be dis-
connected from the main 
computer and transported to 
some 'remote site for con-
nection to the system under 
test. When the required 
measurements have been per~ 
Cormed, and any necessary 
data collected,' the RSP may 
return to the main computer 
and be reconnected to de-
liver its results. The!e results 
may thcq, receive; further 
processing, if desired, or 
simply be displayed in some 
appropriate form. 
. Two prototype systems 
have been produced and are 
currently undergoing tests. 
Work is about to begin on 
the production of a truly 
ponable version. to be hous-
ed in the small case shown 
in the foreground of Fig. 6. 
The RSP js a very basic com-
puter system consisting or 
the three . basic functional 
units shown . in Fig. 2. 
Special input-output devices 
aregeneraJly required for 
specific applications, but no 
general purpose peripherals 
are included (~,g. card read-
In this manner, the RSP 
has the use of all the general-
purpose peripherals attached 
to the main computer with-
out having any of its own. 
Further. numerous RSPs 
may be serviced by one 
master computer, which 
makes very economical use 
of central resources. 
Epileptic attacks are gen-
erally characterised by a 
dif.tinctive waveform in the 
EEG record known as the 
'spike and wave' complex. 
which occurs before an at-
tack. It is given this name as 
this is the physical appear-
ance the precursor has in the 
EEG recording. comprising 
. possible. I 
Where next' The intra- I 
duction of the microproces- j 
sor as a ba!ic buildinr block !. 
has brought about revolu- : 
tionary changes in the elec- ; 
lronic:s industry and other . 
allied fields. T!:le paee of the 
semiconductor industry is 
such, however. that already, 
after only sixvears, the days 
of thc microprocessor appear 
to be numbered. 
The RSP idea is a very 
powerful one in that it pro-
vides the engineer and scien-
tist with a general-purpose 
instrument which may have 
a sharp spike followed by a 
slow wave. (approximately 
0·3-1·0 Hz), Fig. 8{a), The 
spike and wave pattern, in 
itseJf, is not too difficult to 
detect but th~ problem is 
greatly complicated by the 
sheer quantity of data to be 
analysed, and the fact that 
the required waveform is 
bidden in what, to the un-
trained eye, appears to be a 
FiI.1: OvtrQII vkw tJj'Ro\'il1g Slm't Proc(lssor lit ,,~. 
random waveform, fig. S(b). 
i The problem i~ further ag-
I gravated by the ract that any 
~ movement of t,be patient's 
: scalp cauies a considerable 
: disruption of tbe EEO rec-B ord, with numerous sharp :,:.. spikes beina .aenerated. Thc . eX.traneous "ana1, or 'arte-fact' IS it is known, presents 
• one of the major problems 
to be overcome by any sys-
tem designed to monitor thc 
activity of the brain. 
A major advantage offered 
by the use of an RSP type of 
- -' .. ~. --.. ---- -- - .. _._------ ; : --------.- _.- .. --_ ....... 
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The first microoomputen 
were introduced last year 
and these incorporate DII of 
I the csscnti&l tltn',,:nu of _ 
computer system (FiB. 2) " t 
rlnglf packalC ot th~ gme 
size a, current micropro-
cessors. Originally micro-
computers were f81rly costly· 
item" as were microproces-
sors when first introduced, 
but their price has' fanen 
quickly •. ThIS is mald1\81bem 
the obvious choice for many· 
of the applications at preSent\ 
usinl mlCfoprocessor-based. 
systems. For some applica- " 
t,ons all that may be required 
is a single' microcomputca: : 
; : ";;r-$ 
, . 
..... 
6391-QUEST-327/10-
25 ens-w.b.-Gallcy 1-
package! 
The dream of a pocket-
size RSP may be closer to 
fruition than we think. 
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It is dangero us t o exagaer<1tc the an(llogy 
between the hls!ory of the mi croprocessor 
and the minicomputer. One c::spect whicn 
coes howeve:r appear to be rep eati ng I~self 
i s the enormous pressure on the potenti;;:: 
user 10 acc ept the status quo or Industry 
Stand<lrd as it is becoming known. Wllile 
the ubiquitous S-bit micro Is more than 
adequ<1te to deal with most <1pp lic<1!ions. it 
is nol the panacea which some would have 
us believe. Some users, tl,rough fea r of 
using <1 sledge hammer to craCK a nut, are 
finding themse lves lured into using a nut-
crack.or to brock a rock. In cxaminir.g the 
growing usefulness of 16-bit devices, the 
authors describe the importance o! asses-
Sing the implications of \'lord length at the 
outset of a projE.'ct. in order to arrive at a 
ratio nal ch oice of standard. 
Signal processing is one appl ication area 
where micro processors will have an 
enormous effect on technology anc11 ife. and 
it is only with the introduction of the more 
powerfu 11 &-bit variety that they have begun 
to make an impact. Techn iques such as 
digit i'll f i lteri ng . correlation. transformation 
a;1d equalisation can be appliod to a wide 
variety of i n formation (visl;al. a ural. control. 
e ~.). Here the speed-prec:sion trade-off is 
re-interpret ed as one of bandwidth and 
noiSe. The eigt:lt-b it processors are out of 
t heir league in such an area. and 16-bit ones 
are only just in it. 
The word is the packet in which information 
is passed around a system. and its length 
has two important i nfluences. correspond-
ing to the two possible interpreta!ions of a 
wc rd. Firstly. a word may rep rezent d ata. 
and in the eight-bit case the rE'Pcesentatlon 
is very coarse si nce only 256c!ifferent val;;es 
may be acc()mmodated. while a l&-bit word 
can take 0;165 536d iHerent va lues. Second -
ly. the word may represent an instruction. 
and the same arithmetic applies. 
The potential instruction set in a 16-bit word 
is 256 times bigger than that in an S-bit 
word. Of cou rse 1;1 either case a mU lti-word 
approach may be used. bu~ th is is another 
way of saying that speed may be traded-off 
against precision. 
to. typical precision for instrumentation pur-
poses is 0.1% or one part in 103• This is ten 
bits of information. and in practice it is 
found that coping w ith overflow and under-
flow in intermediate calculations makes 
even 16 b its a bare min imum. When eigh t-
bi t processors are used ior such applica-
tions it is conventi onal to use BCD arithme-
tic of variao le length. but this method is only 
effective when plenty of time is avai lable. 
The sort o! area in which a large ins ruction 
set is apprecia ted is in high performance 
real - time systems. Here such operat ions as 
shifts. b it-tests. byte-swapp ing. auto-
incr~ment. etc. can. if available in sufficient 
variety. each replace long sequences oi 
instructions necessary in a simple proces-
sor. If t~ey are coupled with a good 
priority-assessing interrupt and OMA sys-
tem the gains are even greater. 
Tht;) principal disadvantage of 16-bits is in 
cost : not so much of the processor. wh ich is 
rarely a dominant cost component of a sys-
tem: nor. cont~ary to popular bel ief . oi stor-
age. s;nce the cond ensation of program 
provided by the larger instruction set tends 
to offset the extra byte per word . The major 
cost component is in the doubli ng of the 
parallel busing around the system and the 
log ic to servic'e i t. Th is makes circu it board 
layout more diff icu lt and expensive. thowgh 
the appearance of powerful LSI interface 
packllg&s has greatly mit igated the proo-
lem. On the other hand programming is 
often cheaper and easier. since the more 
rational 16-bit languages usually ha'le bet-
ter self- and cross-software in the :orm of 
assemblers. editors. simu lators and high-
level languages. 
Let us briefly lock at three l6-bit single-chip 
processors of which a reasonr.ble amount 
of exoerience has been accumulated. 
Gene'rallnstruments' CP1 600 uses the well 
established NMOS technology in a conven-
tional 40-pin OIL package. Full execution 
time of the 68 basic instructions range irom 
1.6 to 4.8J,Ls for the !aste r 'A' ,.erSlon. 
The proce'ssor contains a high-sp~d ALU . 
an instruct ion reg is ter. microcontrol unit 
and TTL compatible inputi output buffers. 
Eight general purpose registers make the 
device easy to program as they g ive the 
programmer a choice of data paths through 
the CPU. th€rebi· obv iat ing the: bottlenecks 
which occur in simcler arch itec t'Jres. 
The associated documentation and after 
sa les care are both excellent. The purchase 
of a microcomputer system automatically 
ent itles the eser to a full set of system soft-
ware which includes a self-assembler 
Another consequence of having more 
space ava ilable is that the 1 &-b lt instruction 
set is not only b igger. but it is better struc-
tured and I.lore logical. Most 8-oit proces-
sors reveal strange omissions and inclu-
sions in th ei r lis ts of instfl.!ct io:1s, certainly 
more so t!1an their bigger brothers. This 
makes them n~ore difficwlt to program effi-
cient ly. and part !cularly to debL:g. It is not 
aiways apprec iated that system debug is 
o ne of the b iggest ccst components in 
(Super Assembler), n~merous test and 
debug routines and a comprehensive set of 
useful subroutines. e.g. fixed and floating 
point mu ltiply/d ivide. square root . etc. 
Fur her. any add itl onal software is made 
ava ilable. free of charge. 1\S it is re leased . A 
compte te set of cross-software is also avail -
able including all of the above plus a 
simulator for the CP1600. 
Disadvantages are a necessity lor three 
supp ly vol tages and tho need for a two-
phast;) c lock. The major crilici~m . however. 
is tne lact that only 10-oi;s o f the ooss itle 
sixteen are used by the instruction set. 
. microsystem deve lopment. 
'The authors are with Jebal Microsystems ltd 
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1\ is strong ly rumoured that a new version . 
the CP 6 6. w ill make use of the f'J l1 l6-blts 
for its instruction set. Perhaps the power 
supply and clock problems will also be 
resolve'd :n th is device. 
CP 1600 and its associated sys'em have 
been availab!e fo r sever:!1 years now and are 
not on ly readily av:!ilaule but there has been 
suffic ier,t time for any tee,hing problems to 
be ironed out. 
Texas Instruments' TMS9900 is also NMOS 
and requires three su pplies. The enormous 
64-pin DIL package Clilows separate 15-b it 
address and 16-bit data buses to be avail-
able without the need for external latches. 
Memory is addressed in 8-b it bytes wh ich 
may also be organised as , G-b it words. The 
missing bit on the data bus is used to indi-
cate which byte (~pper or lower) is be!ng 
accessed. There are no internal registers, 
but this is compensated by the presence of 
powerfu l two address operations in the 
instruction set. wh ich includes separate 
byte and word versions of the basic orders. 
The 69 basic instructions include multip ly 
and divide, achieved in 17J.LS and 41/-,S 
respect ively. U n!ortunately, this is un-
signed: so the signed f-:>r m. which is usual ly 
required for signal processing. is consider-
ably slowed down by extra software. Five 
'addressing modes are used in two-address 
instructions between workspace and mem-
ory, including indirect, indexing an d auto-
inc rement. The symbolic assembler is easy 
to use, but there is a whole range of iurthe r 
software in cluding FORTRAN. COBOL and I 
a simLrla:or. 
9900 is basically part of a whole computer 
family (the 990 range) inclliding the power-
ful TTL minicomputer 990/ 10. so it carries 
great advantages of support and common-
al ity of software. Furthermore. its smaller 
brother. th e 9980, offers the same instnJc-
tion set in a 40-pin packC'.ge with rli!duced ';0 
facilities. i .e. an a-bit data bus 2nd fewer 
interrupt levels: so the re IS no need to out up 
with the restrictions of an 8-bit instructi on 
set just because the cata environment is 
S-bit. 
The family is su pported by a generous range 
of peripherais including error correct ing 
meMory systems: a very im;lortant facil :ty 
whiCh is as yet on ly dimly appreciated by 
applications engineers. 
t ion times range from 1.2 to 6!J.S. a~d the 
availability of a pow.;rlul simulator program 
with comprehensive timing. trace ane 
monitoring faCil ities further eases the 
agon ies of real -t ime system development. 
F100L is best thougr,t of in terms of a sys-
tem. since the def iciencies of the CPU . s'Jch 
as the sing le internal register, are more than 
compens2.ted by the supporting hardware. 
In addition to the Interface set there is provi-
sion for the additio:'1 of special processors. 
These connect directly to the bus and obey 
the ir own reserved sub-set of instructi ons. 
The most imponant. promised for delive ry 
in 1978. is the multiply/divide chip which will 
give full 2's-com plement results in 6.5 to 
14.1 microseconds. This could be a decisive 
feature . provided it emerges less slowly 
than some of the other components of 
the comprehensive F100L development 
system. 
At first sight F1 DOL has fewer instructions in 
its set than the others. but in fact many fea-
tures normally represented by separate 
inst ru ctrons are carried out simu!taneously 
as sub-instructi~ns . Thus, lor example, in ~ . . 
single i nst ruction it is possible to increment 
the contentc; of a pointer address. incre-
ment the contents of the address now 
poii,ted to and jump if that is Ilon-'lero. 
HilnCe real-t ime code can be highly con-
densed and very fast. 
These th ee brief descriptions are, of 
course, grossly overs implified for reasons 
of space, and it is essential to read the man-
ufacturers' literature for a full appreciation. 
They should be sufficient, however. to 
demonstrate the great divergences of these 
solutions to similar engineering problems .. 
Also they show how all these processors 
oiler a better solut ion to high-demand prob-
lems than the S-b it vnriety. The divergences 
are il lustrated in 1,2 and 3 which shows 
typical arrangements for small systems 
based on each of the three processors: 
equally the optimum program approach for 
a given problem is qu ite different for each 
instruction set. 
Ferranti Fl00l is remarkable for being the 
first indigenous European microprocessor 
and bipolar. though some of the potential 
speed is sacrificed by the serial ALU. Its 
sing ie ch ip in a 40-p :n package offers a . 
single su pply. a single-phase clock and TTL 
comp<ltibility to mi !itary s~eciflcat i on. DMA 
and vec tored prior ity interrupt are provided 
and supported by powerful set of interface 
chips. The large and well-structured 
jnstrlrction set is tuned 10 r f>~I -time ~. ppiica­
tions, and the ind ivisible bit-te:;t and set 
ir.~tructions in conjunctior, with Ihe in ter-
fact! set m3k0 this a very su itable basis for 
multi :)~oce%o r s\'stems. 
It sh ou Id not be assu med that 16-bit proces-
sors are more diliicult to use. In fact our 
experience in consultancy practice. which 
includes a great deal of min imal-hardware 
8-bit work, is that the reverse is true. 
Both software and hardware tend to be 
br::tter structu red and supported. though 
fewe r direct development aids, su ch as in-
circui t emu lators. are at present available. 
ror an increasing number of applicat ions, 
S-bits is totally inadequate. A simple 
example is illustrated in 4, i n whic.;h a real-
time EEG signal has to be differentiated as a 
stage in the identif ication of the feature 
arrowed. Su ch ad ifferencing .operation in S 
bits produces a noise-dominated result, 
part icularly if more complex digital filtering 
operations are included (and this applies 
even if the A-D and D-A converters are only 
S-b it), while mu lti-word arithmetic produces 
an unacceptable loss of bond" .. ddth. 
The assemblY language is not particularly 
scrutable. b~t is excel lently supported by 
cornl-'rehensive r!::s:dent and cross-
softW::lrc. The :lvail<lt.' lii tj' of CORAL 66 adds 
. to the real-time capabili ties. Simple instruc-
We are not suggesting that 16-bits is always 
aopropn ate: indeed. for mos~ applications 
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3 Minimal system for F100L 
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l. Phase Clock 
S~t 
brought to us we fi nd ourselves recom-
mending the simplest of 8-bit systems. 
However. it can be extremeiy expensive at 
a late stage in a project to find oneself 
saddled Witll . an underpowered system. 
and if there is any doubt at the outset a 
thorough feasib ility study is an essential 
prelude to microprocessor selection. 
'1 
, 
16 B:\ Data Bus. 
Control 
Lines l8l 
Data Bus ' 
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Digital' Filter Implementation by means of Slave Processors 
R.A. Comley and J.E. Brignell* 
An approach to digital filter implementation 
by means of slave processors is described. Each 
slave is based on a l6-bit microprocessor with A-D 
and D-A converters, but totally dependent on a master 
computer for all program preparation. The unit may 
thus, by provision of a suitable program, be made to 
fill a variety of filtering roles, and furthermore 
combine them with other' functions. 
The effectiveness of such a system depends on 
the system of program preparation. A convenient 
method is described which is based in a program 
description containing high-level calls, yet 
preserving the real-time capabilities of the processor. 
Multiplication time is a basic problem and vari~us 
approaches to it are discussed. Finally, ~ 
practical example in the, area of EEG analysis is 
discussed in terms of these techniques. 
Introduction 
The design of time-continuous filters has r~ached the stage where 
further improvement is limited by component stability and tolerances. 
Further, at low frequencies either physical dimensions or active feedba~k 
'becomes prohibitive. Digital filters do ,not suffer from such limitation 
and are more realizable, particularly for time domain' operations. They 
are, however, 'limited by digital word-lengths and processing speed of the 
central processor employed and by word-length and conversion rates of 
analo~ue-to-digital (A-D) converters. Recent advances have permitted' 
rapid improvements to be made on atl these fronts and have also ted to 
a dramatic reduction in costs. As a result, digital fittering technique 
are likely to enjoy an increase in importance over the next few years, 
particularly for low frequency applications. 
Word length considerations 
Until recently, digital filtering has been the province of mini and, 
main-frame computcrs, partly becausc, until recently, nothing else was 
available and also because of wordlength considerations. This monopOly 
is now being challenged by some of the more powerful microcomputers. 
The need for a large digital word arises not as a consequence of A~D 
accuracy (8 bits will often suffice though lO-bits (1 part in 103) is 
better) but from the need to define the pole-zero locations accurately 
. and to accon~odate the length of intermediate results. As digital dat~ 
* Department of Electrical and Electronic Engineerin~. The City Univcrsit-
St. John Street, Loudon, ECIV 4PB. 1 • 
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proceeds through a filter the,numb~r of bits required to specify it precisely, 
ir'.crc~scs 3S a result of the opc!.'ations performed. For example, each 
multiplication will produce a result equal in length to the sum of the digits in 
the two factors and each consequent rounding represents a noise source .. 
As an example, consider a fourth-order Butterworth filter. Assuming the 
poles must be placed at an average distance of 0.035 from the unit circl,e (itl 
z-plane)~ a peak gain of 104 will be experienced through the filter [11. The 
outpu~ wl11, therefor~ require 14 bits more than the input: If the ir.put is 
quar.tlsed to 8-bits, a wordlength of 22-·bits will be required. 
One method of reducing this requirem~nt. is to divide the filter into k-
cascaded sections, with suitable attenuation between stages (Fig. 1). A gain 
of 100 (7-bits) is now required for each stage. 
15 bits 
x(n) --~ 
Fig. 1. Fourth-order Butterworth filter. 
16 bits 8 bits 
}-----__ --1 >-- Y (n) 
b, 
1 
ffi 
As can be seen, noise considerations apart, l6-bits is just sufficient 
for the implementation of such a filter, if organized as shown in Fig. 1. 
Hence, many digital filtering applications are within the capability of 
currently available l6-bit microprocessors. If sn 8-bit microprocessor were 
used then double-len~th working must be implem~nted,which will complicate the 
progranming task considerably and more than ha~ve the operating speed of the 
system. 
The Roving Slave Processor 
The computer-aided measurement research group at the City University have 
been working on a technique known as the Roving Slave Processor [2] for the 
past three years. These are very basic hardware uevices capable of performing 
numerous signal proccssi'1g tasks, among them digital filtering. In their 
simplest form they comprise a central processor, program and data store and an 
input/output channel; i.e. a basic microcomputer. Two prototypes have been 
constructed based on ,16-bit microprocessors. the Ferranti FlOOL and General 
instruments CP1600. Both devices are particularly s~itable for this 
application by virtue of their processing pov:er, cheapness, compact size and 
ea5e of inte~£acing. 
The RSP' s are dependent upon a host compute',: for provision of all 
fund~!I:~cntCll peripherals (e,g. teletype, rcadcr-plt:1ch, front-ptmel, etc.) and fot' 
all program preparation. ,Special slg~al pro~cssing type peripherals may be 
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added to the slave system as required (e.g. A-D channei). The slaves are 
connected to a host computer via a special link whi,ch aliows data to be 
transferred to or from the 'subordinate processor. The program, when ready, is 
dumped via this link and, once loaded, the RSP may be detached from the host 
computer and transported to some required site for operation. In this manner 
the devices can fill a whole variety of filtering (and other) roles by the 
provision of suitable programs. 
High Level Definer 
One of the major drawbacks with digital filters is that the weighting 
coefficients must be re-calculated to accommodate any changes in sampling or 
cut-off frequency. Conventional analogue filters do not suffer from any 
sampling frequency restrictions and may be, quite simply, provided with a 
continuously variable cut-off frequency. 
Allied to the basic hard'N'are system of the RSP, and of equal impo'rtance, is 
a programming system designed to ease such problems as this re-definition of 
filters. The system, known as the 'High-Level Definer', makes use of three 
well establisbed concepts in computer programming, subroutines, macros and 
modular programming, to provide a sy~t;m which ~llows hi~h-level type commands 
to be used to generate blocks of efflclent machlne code l3]. . 
Instead of a single general subroutine being written to perform some 
signal processing task, a suite of routines is written. The suite consists of 
various segments written to perform specific operations within the processing 
task. The required subroutine is built-up from a number of these segments, 
c~lled by a high-level ~ommand and linked together to form a single block of 
code. 
The suite is written in the assembly language of the RSP and is stored on 
the host computers backing store (disc). A control segment is included, 
written for the host computer, to organue the calling and linking of the other 
segments of the suite. The control segment uses parameters specified in the 
high-level call' to determine which of the segments are required and al.o to 
perform some checking on the calling command (syntax) and the compiled code. 
Diagnostics relating to signal processing considerations mld constraints can 
also be provide where relevant, via the control segment; e.g. warnings about 
bandwidth, accuracy, input range etc. In this manner, efficient machine code 
programs can be generated from a high-level type of programming language. 
A further stage can be included in the control segment to permit the 
computation of coefficients from a primary specification, included a8 a 
parameter string in the high-level call. 
The use of this programming system makes the task of re-defining the RSP 
as a different filter very simple. The user merely inserts a high-level call 
of the type:-' 
FILT (BUTT,2,500,50) 
to specify a second-order Butterworth filter with a sampling frequency ~f 
500 Hz and cut-off of 50 Hz. 
Combination of operations 
Besides offering a better stability than equivalent analogue filters (in 
terms of component tolerances and drift) and facilitating the accurate placement 
of the poles and zeros, digita~ filters also offer the possibility of combining 
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several mathematical functions in one computational operation. 
EEG analysis - a practical example 
Consider, as an example, the application of the techniques discussed to an 
analysis of EEG records. In particular, for the detection of high-frequency 
spikes, which occur in the Eecord indicating the onset of an epileptic attack. 
The method used for the detection of these spikes is based on a first-order 
difference of the data, as an approximation to the differentiation process. 
This involves subtracting the past input sample from the present, giving a rate 
of change of input with respect to time:-
or l/T(l - z-l) in 
. domain [4]. 
dx I . CIT ? T [x ( n) - X ( n - I)] 
the z-domain and & je-Jwt/2 sin(~) in the frequency 
T 2 
The differentiation process amplifies high-frequencies, however, and can 
result in a very noisy output. To reduce this noise the differentiated signal 
is filtered via a second-order Butterworth filter, as given in Fig. 2 [5]. 
The differentiation and filter equations can be combined in one expression:-
I + 2 Z·, + Z·2 (I-z·') H(z) 0·0675 
1 - 1-144 z·' + o· 414 Z·2 
1 + Z·1 - z· 2 _ z· s 
= 0·0675 
which can be realized as a single computational operation (N.B. th~s is 
equivalent to adding an extra zero). This may not be the best way 'of realizing 
this particular function but serves merely as an example of the poss~ble 
combination of, operations. 
Bottlenecks 
Multiplication is the major bottleneck encountered with digital fUte:ring 
routines. A typical fixed-point, signed multiply in software takes approx. 
300 ~s on current microprocessors; floating-point takes about twice this time. 
Consider the example given in Fig. 2, as can be seen, four multiplications are 
required. If all are performed by a software multiplication routine, then the 
processing time involved would be in the order of 1.5 ms per sample, Le. a 
maxm. sampling rate of 700 Hz. Since, for a reasonable output waveform (via 
D-A' converter), the sampling rate should be about ten times the highest 
frequency, generally at the 3 dB point, the cut-off frequency is limited to 
70 Hz. This would not normally present any .problems as digital filters ,find 
most applic3tion at,lower frequencies. Unfortunately, not all filters are as 
simple as the one given in the example;. and may involve many more stages and 
hence multiplications. 
To overcome this problem it is usual to resort to a method of hardware 
multiplication. this may not always be necessary, however, as a marked 
improvement in operating speed can be obtained by defining the coefficients as 
a series of shift and acid operations on the input value. Consider the 0.0675 
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0'414 
1'144 
0'0675 
x (n) -----l.>----..-----4-..1 l-----.-..--- Y (n) 
1'0 
Fig. 2. Second-order Butterworth Filter 
(w s 500 Hz, w • 50 Hz) 
s c 
0.0675 
0.0625 
0.0050000 
1/16 (4 shifts) 
0.0039062 1/256 (8 shifts). 
0.00109380 
0.00097656 1/1024 (10 shifts) 
0.000117240 
0.000061035 1/16384 (14 shifts) 
0.000056205 
Fig. 3. Calculation of coefficient as a series 
of shift and add operations. 
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coefficient, as shown in Fig. 3 this can be built up f'rom a series of four shift 
and add operations which involves eleven instructions. For the CP1600 the 
execution titne is 40 llS approx.; considerably faster than ia compleee multiply. 
Care is needed in the use of this technique, however, to ensure that the 
coefficients are defined with a suitable accuracy. It has been the authors' 
experience that l4-bits give a uS3ble accuracy (1 part in 104). 
Conclusion 
The RSP approach should prove a very useful research and development tool. 
With the use of the High-Level Definer, engineers, signal processing experts, ~ 
medics, etc. (i.e. individuals whose expertise does not lie in the software 
field) can program the devices effectively and efficiently starting with only 
a limited programming knowledge. 
It has been shown that many of the demandin,g problems encountered' in 
digital filtering are just within range of today's 16-bit microprocessors. 
Care is needed, however, to ensure that coefficients and intermediate results 
are described with a suitable accuracy and that such problems as signal 
aliasing are avoided. 
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Appendix B 
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B.I Introduction 
The following ,appendix gives a brief description of 
device tyPes and technologies of storage elements which 
have been discussed in connection with the memory system of 
the RSP. The review is by no means complete; its main 
function is to provide a general overall view of any relevant 
types of storage device which are currently available. 
Tables are included for comparison and as far as 
possible, the devices listed are typical of the category 
they represent. 
B.2 Semiconductor Random Access Memories 
Semiconductor random access memories (RAMs) can be 
broadly classified into two main groups:-
i) Bipolar - Transistor-Transistor Logic (TTL) 
Emitter Coupled Logic (ECL) 
ii) Metal Oxide Semiconductors 
p-channel (PMOS) 
- n-channel (NMOS) 
- complementary (CMOS) 
\' 
Bipolar memories exhibit higher oper~ting speeds than MOS 
circuits at the expense of higher po,ozer dissipation and 
lower packing densities. Bipolar memories are also consid-
erably more expensive thin equivalent MOS devices. Their 
major advantage is that most standard logic circuits are 
manufactured using the bipolar technology and so no interface 
problems are encountered. Transistor-transistor logic (TTL) 
is the co~nonest form of integrated circuit technology and 
is a relatively straightforward process (Fig. B.l).Emitter 
coupled logic (ECL) is also a bipolar technology and so is 
similar in fabrication, the main difference being that ECL 
circuits make use of, non-saturating switching transistors 
to perform th~ir functions. This results in much higher 
switching speeds but at the expense of one or two extra 
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diffusion stages. The additional manufacturing complexity 
is reflected in the price of EeL devices, which are consid-
erably more expensive than TTL circuits. 
Aluminium 
Emitter COlleetor/ 
"'''f'''''7'-r~'!J"b4''~ ~~.....,., ~.,....,. 
t""'""';...L.;c:~~..o:.DIi~~~~ N - 7J \:~ - ../ 
N - type Si Substrate. 
Figure B.l Basic bipolar transistor. 
The main area of use for bipolar ~emory circuits is in 
small systems where the low packing density and high powe~ 
requirements are not of ~ajor significance and where high-
speed operation is very important. This may often be as a 
small high- speed 'cache' type of memory t·o supplement a 
, 
larger, slower system memory. It is likely that bipolar 
memories will always find use for this type of application, 
with the EeL technology becoming the dominant form. Present 
MOS devices are already approaching the speeds of TTL memories 
and so are likely to replace them in the near future. 
The basic MOS transistor is a very simple device from 
the point 'of view of manufacture and is hence much cheaper 
to produce t~n the bipolar technologies. The most important 
advantage offered by the simple MOS transistor, however, is 
the great increase in packing density whi'ch may be achieved. 
The operation of MOS devices relies upon the creation 
of a conduction channel between two diffused regions (source 
and drain) in a silicon crystal. The conduction channel is 
formed by the application of a signal voltage to a gate 
electrode (Fig. B.2). With PMOS, the source and drain are 
made of p-type material and the channel created depends on. 
'holes' for "conduction; with NMOS, n-type material is used 
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and electrons are responsible for the conduction process. 
Since electrons have a ~uch higher mobility than holes, NMOS 
, 
devices are corresponding'ly much faster than PMOS circuits. 
This property is exploited in two ways, one is to manufacture 
higher speed memories of the same density as PMOS devices, 
or to decrease the conduction channel width so that higher 
packing densities may be achieved, at the expense of operating 
, 
speed. 
N - type Si Substrate 
Figure B.2 ' Aluminium gate MOS transistor. 
Many different fabrication techniques are available 
for the basic MOS cell, with the aluminium gate and silicon 
gate technologies representing two of the most popular (Figs. 
B.2 and B.3). Two other important variations are the ion-
implanted aluminium gate, which uses ion-implantation to 
provide accurate control of depth and width of the source 
, ' 
and drain regions (Fig. B.4), and VMOS which is based on a 
technique. of etching v-shaped grooves through the various 
semiconducto'r'layers before the final metalization proce~s 
(Fig,. B. 5). Both are reported to give very good yields, 
which will help to r~duce the cost of' individual devices. 
, The basic MOS-FET structures possess ~everal unique 
, , 
characteristics which allows their use for a wide variety 
of logic ci1::cuits. The MOS device may be used as an a~tive 
a.'llplifying circuit or as a load resistor (Fig. B.'G). 
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Silicon Dioxide Aluminium 
P - doped Poly- si licon Gate. 
sou\rce D!"~i n . 
~~.~~~~~ ~~~~p+ '--- P+ ---y- \ 
N - type Si Substrate 
Figure B.3 . Silicon gate MOS transistor. 
Boron Ions 
• 
1 1 t l t l ! 
N-type Si Substrate 
Silicon Dioxide Aluminium 
\ Soure. . Gat. . Drain / ~L'(~~~~~ -0} 
l . Implant.d P-region . \ 
Figure B.4 Ion-tmpl~tation techQique. for producing 
MOS transistors. Note the advantage offered 
by the easier mask alignment • 
N -epi 
r-------------______ ~--P. 
N-type Si Substrate 
1 
Drain 
Figure B.S Basic VMOS transistor. 
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Q1 
t---O/P 
Q2 
Figure B.6 Use of MOS transistors 
as either an amplifier 
or load resistor. 
The propert.ies of the MOS-FET devices permit the 
construction of two basic types of memory cell (Fig. B.7). 
The static, memorj cell is the conventional cross-coupled 
flip-flop cell (Fig. B.7.a) which are arranged as a two-
dimensional array in the storage element. When one select 
line is taken high, the corresponding row of cells is 
connected to the data bus. To, 't\Frite data, signals are applied 
to the data lines which ~et the flip-flop to the desired 
state. To read data, both data lines are initially charged 
high prior to enabling the select line, which allo\\Fs the 
flip-flop to pull one of the data lines low, depending,upon 
its setting. The read-out is non-destructive and the cell 
, . 
remains in its present state until the next write operation. 
The operation of the dynamic memory cell (Fig. B.7.b) 
. , 
is verjdifferent from that of the static cell. Data are 
I ' 
stored as charge on the parasitic capacitance Cs associated 
with the gate Q2 and the connected junction. of Ql. The data 
to be written are placed on the,WD lines and WS activated. 
To read data, the RD line (with associated capacitance Cr ) 
is initially charged high. When the RS line is activate~, 
the RD line will be discharged if the capacitor Cr contains 
a high, and will remain high if Cr is low. 
Although the read-out operation from ,the cell is non-
destructive, surface leakage will result in the loss of 
charge from Cs. To maintain the stored data a periodic 
refresh is required. This involves re~ding the contents of 
a cell, inverting, and amplifying the signal and app,lying it 
( 
217 
Vee 
--~----~--------~--SEL 
(a) Static 
RO 
WD 
-T-
.• Cs 
...... 
'11-Q2 
.. -
, . 
WS ' 
(b) Dynamic 
o 
-
-
(c), Dynamic 
Figure B.7 Different tyPes of memory cell possible with' 
the MOSprocess. " 
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to the WD line, and then rewriting back into the cell. 
In use, the dynamic cells are laid out in a two-
dimensional array_ An entire ro~ of cells is refreshed at a 
time, with one refresh 8J.l1plifier being provided for each 
column of cells in the array. To refresh the entire memory, 
each row of cells must be individually refreshed. Typically 
the complet~ refresh operation must be performed every 2ms. 
Since the dimensions of the basic dynamic memory cell 
are smaller than .for the equivalent static cell~ higher 
packing densiti~s are possible, at the expense of the refresh 
operation. The dimensions and complexity of the dynamic cell 
can be reduced still further, however, with the use of ·a 
single transistor storage cell (Fig. B.7.c). For this ~evice, 
the parasitic capacitance of the single FE! is made use of 
as the storage element. 
By a co~bination of both NMOS and PMOS transistors on 
the same ch~p, it is possible to produce circuits with a very 
10'01 quiescent potqer requirement. This technique forms the 
basis of the complementary MOS (CMOS) technology. 
-
-
N-type Si Substrate 
(a) 
(b) 
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Figure B.8 Basic CMOS 
circuit fabrication (a) 
• 
and single memory element 
(b). 
In order to produce a CMOS device it is necessary to 
diffuse, or implant, isolated doped substrate regions for 
either the n or p-chnnnel transistors (Fig. B.S). The extra 
diffusion processes result in a lower packing density and 
higher manufacturIng cost for CHOS memory devices when 
compared to other MOS memory types. 
The speed of a CMOS circuit is a function of the applied 
supply voltage and. so the user may select the operating 
characteristics. When operated ~t high-frequencies, CMOS 
circuits exhibit a similar power dissipation to that of NMOS 
circuits. The quiescent power drain may be reduced further by 
the use of specialized tec~ologies (e.g. silicon-on-saphire 
SOS) which minimize surface leakage effects. 
As for bipolar memories, it is probable that CMOS 
memories will continue to find their major use in small, 
special purpose memory systems, particularly where low power 
operation and wide supply voltage tolerence are required 
(e.g. battery back-up, non-volatile stores). 
A comparision of typical operating charac~eristics fo~ 
each of the devices discussed can be found in Table B.!'. 
B.3 Semiconductor Read Only Memories' 
Many applications involve the use of fixed data patterns 
and it is only necessary to write this information to the 
. memory once, thereaft~r only read operations need be performed. 
For these applications the read only memory (ROM) is used. 
As for RAMs, the memory cells are arranged in a two-dimensional 
array which is accessed by the use of address and select inputs. 
Since the data are to remain fixed, a single transistor 
may be used as the basic memory cell which is permanently 
set to either the on or off state during the final metalization 
process of fabrication, to a specification provided by the 
user. AnY,of the technologies discussed in conjunction with 
RAMs can be'; and are, employed to fabricate the transistor 
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elements. 
The simple structure ·allows memories of very high density 
to be constructed and, more important, since the data are set 
by permanent connections, the device is non-volatile (i.e. 
the information is retained when power is removed). The main 
disadvantage of this form of ROM is the high initial cost 
involved in the generation of the mask for the final metal-
ization layer. However, in large quantities (>1000) the ROM~ 
is the cheapest form of semiconductor. memory available. 
For small quantity applications, where the initial 
masking charge cannot be justified, the programmable ROM 
(PROM) provides a useful solution. Again, a single transistor 
memory cell is used, constructed from any of the technologies 
discussed for the RAMs. PROMs are programmed by selecting 
.each location, or row of locations, in turn via address 
inputs with the required data supplied as a controlled, over-
voltage pulse on the data output lines. The selected group 
of cells, being connected to the output lines, are hence set 
to the levels of the applied data. 
For bipolar devices, the data are retained by means of 
a permanent alteration to the interconnecting links within 
the chip. ~ese are termed 'fusible' memories and three basic 
methods exist:-
i) metal links (usually nichrome) which are blown open 
as bits are programmed. 
i1) polycrystaline silicon links which are fused open. 
iii) semiconductor junctions which are shorted by 
'avalanching'. 
Once programmed, like the mask programmable ROMs, the 
stored data cannot be changed. 
'MOS PROMs retain data by means of stored charge, and 
are hence, erasable and reprogrammable. The basic MOS memory 
cell is the same as that used by the RAM devices (single 
transistor dynamic) except that the gate is isolated in the 
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oxide layer and has no external connection. The programming 
proceedure is very similar to that used for the bipolar 
PROMs except that now, the gate is charged via avalanche 
injection. The MOS FET can hence be turned on, with a 
conduction path being formed between the source and drain 
regions (Fig. B.9). 
N - f ype Si Subs trote 
Figure B.9 UV erasable' PROM structure. 
... 
The MaS FET will remain in this state for a considerable 
period ( > ten years) irrespective of the number of read 
operations performed. To erase, or discharge, the gate, 
ultra-violet (UV) light is used which sets up a photo-current 
between the gate and silicon substrate, causing the gate to 
be discharged. UV' erasable PROMs are fitted with a quartz 
window over the semiconduc~or devic~ to permit the erasure 
process. 
Another very useful form of erasable PROM is the elect- ,. 
"rically alterable PROM, (EAROM) which does not require the 
use of UV light in order to change its stored data. 
These devices, like the UV PROMs, rely upon stored . 
charge as a means of data storage. The bas~c MOS transistor 
is modified as shown in Figure B.,lO, where it can be seen 
that the n~rmal gate ,oxide has been replaced with an oxide-
~itridestructure. The silicon dioxide layer is made very 
o 
thin, typically 25A, and this allows charge to tunnel through 
the insulator when a sufficiently high gate voltage (25 - 30v) 
is applied. The charges'are trapped in the silicon dioxide/ 
222 
silicon nitride interface and, since both are very good 
insulators, the charge will remain stored for a considerable 
period (typically ten years). 
Aluminium 
/ 
N - type Si Substrate 
Figure B.lO Electrically alterable PROM (EAROM) structure. 
'. ' 
Data are written by the application of a negative voltage 
to the gate. This causes electrons~o be driven from the. 
interface region into the substrate, 'leaving a net positive 
charge. Erasure is accomplished by the application of a 
positive voltage to the gate, which attracts electrons into 
the interface thus building up a net negative charge. 
The chip is organized in such a way't~t writing and 
erasure may be performed with the EAROM in circuit, with all 
inputs and outputs remaining TTL compatible. All that is 
required are two small DC-DC converters {see Chap. 4) to 
generate ,the ,25 -30v (@ 3mA approx~) supply voltages 
required for the programming ~peration. 
The actual cell struc~ure is slightly more complicated 
than the simple system given in Figure B.lO, but the principle 
. of operation remains the same. 
B.4 Semiconductor, Non-Volatile Random Access Memory 
A very new and potentially very'important device is the' 
non-volatile BAM. The basic memory cell structure' is a hybrid 
of both the conventional static read-write m~ory cell and 
an EAROM store (Fig. B.ll). The EAROM store is formed from 
a 'pair of MNOS (metal nitride oxide semiconductor) FETs, 
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inserted in series between the driver an~ load FETs of the 
flip-flop, with parallel p-channel FETs (Q3 and Q4) which· 
act as switches. 
L Q2 i I 
.1' 
~g-----'---~---+-----
Vss 
Figure B.ll Cell structure of a non-volatile semiconductor 
RAM. 
When used in the read-write mode, the flip-flop element 
acts as a normal static memory cell; the switch FETs keep 
the EAROM cells turned off. Dur~ng power down, the EAROMs 
are enabled,· via the Mg inpu~, supplied by the user, and the 
contents of the RAM cells transferred. The data may be retained 
in the EAROM store for up to one year. 
When power is re-applied, t~e data stored in the non-
volatile cells. are transferred back~o their respective read~ 
write memory cells, and the device is again ready for active 
use. It is necessary to perform ~ erase cycle at some ttme 
during the power on mode in order to clear the·EAROMs ready 
for the next storage operation. This is 'an entirely electrical 
process and does not require the use of any UV light source. 
At present, only one device of this type is available, 
the Toshiba TMMl42C, and its characteristics are giventn 
Table B.l. There is some doubt as to how many times the 
EAROM section may be used before pepmanent damage occurs. 
-224 
B.S Core Memory 
Very small rings of ferrite material, a mixture of ferric 
oxide (Fe'203) and oxides of other materials such as magnesium, 
manganese or zinc, form the basis of a core memory. The rings 
are of about 2mm diameter and have hysteresis loops which 
have two stable magnetic states. 
The direction of 'magnetism 'of a core is controlled by 
the direction of ~urrents (typically SOOmA) in two small 
wires, threaded through the core (Fig. B.12). The current in 
each wire is insufficient on its own to produce a switch in 
direction of magnetization, but where they coincide, cause 
the core to be polarized in a particular direction. One state 
is chosen to indicate a binary one and the other a zero. 
A large number of cores is threaded on to wires arranged 
on a frame in x and y planes to form a matrix. For convenience 
this is usually a square, a shown in Figure B.13. A typical 
practical memory matrix would hav~ a 64 x 64 core matrix, 
giving a 4k X 1 bit storage capacity. 
To write information t~ a particular location, currents 
are applied to the appropriate address lines, e.g. X2 and Y3 
if core F is to be accessed (Fig. B.13). No other core will 
receive sufficient current to cause any change and so only 
core F is affected. 
With this simple system, any accessed location will be 
set automatically to a logic one, and so a third line, the 
write (W) or inhibit line, which passes through all· the cores, 
is used to control 4ata input. When the W l~ne carries a 
current, in an opposite direction to those ,in the X and Y 
lines, the core is'prevented fr~ changing state. If the W 
. 
line doe~not carry a current then the combination of the 
X2 and Y3 currents will cause ,a logic one to be stored. (Note 
the core must b~ cleared to a logic zero before the write 
operation takes place). 
To read information from the store a fourth line, ,the' 
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Figure B.12 The two stable states of a magnetic core. 
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read (R) line, is used as a sensor and is also threaded through 
all of the cores. Current is now passed in the opposite 
direction.through the two address lines, X2 and Y3. If core 
F contains a logic zero then no effect will be seen on the 
R line, but if magnetized in the logic one direction the 
application of reverse X and Y currerttswill cause the 'magnetic 
field to be reversed. The abrupt flux reversal in the core 
induces a current in the R line, which indicates the presenc~ 
of a logic one at location F. Note, the read-out is destructive, 
i.e. the stored data are erased, and so a read cycle must be 
immediately followed by a write cycle to restore the data. 
Hence, every memory access must include the time for a 
read cycle followed by a write cycle. For the write case, t~e 
new data are re-~ritten to the store in place of the data just 
read. This makes core storage rather complicated to use and 
slow in operation, typical cycle times being in the order of 
I - 2~s. 
The dimensions of the cores, and hence the memory, can 
be reduced by combining the R arid W lines as one line. This 
is possible since they are never required together. Problems 
have been experienced owing to the large difference in magnitude 
between the inhibit and read sense pulses (1000:1 approx.) 
but these have now been overcome. The use of this technique' 
allows 'the core. size to be reduced to 0.5mm which helps to 
increase access speed, improve packing density and r~duce 
power consumption. 
Core memories 'are generally used in the form of complete 
memory modules, with all necessary drive and sense circ~itry 
included, rather than as single core planes. A typical 
specification for a core memory module is given in Table B~l. 
It is unlikely that future developments will be able to offer 
any significant improvements to these performance figures. 
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B.G Charge-Coupled Devices 
Charge-coupled devices (CCDs) make use of the controlled 
movement of electric charge to perform their functions. In 
their simplest form, they consist of three layers; the'semi-
conductor material, an oxide layer and a metal electrode, i.e. 
an MOS structure. They are basically junctionless devices 
except for small diffused p-n junctions at the input and 
output. 
The operation of a CCD requires that charge, in the form 
of minority carriers, be transferred from the region under one 
electrode to another. The charge represents t~e data and is 
moved by control of the voltages applied to t~e electrodes. 
When data (negative voltage) are applied to the input 
gate, positive charge is drawn from the input p-n junction 
to the region under the gate (Fig. B.l4.a). When a negative 
voltage is applied to electrode 1, electrons in the n-type 
material are repelled, thus forming a depletion region. This 
depletion region produces a potential well (Fig. B.14.b). 
The positive charge drawn under the input gate is transferred 
to ele"ctrode I and stored in the potential well, provided 
that the electrodes are close enough to allow coupling. 
The charge, or data, can be transferred from electrode 1 
to electrode 2 by the application of a negative voltage to 
electrode 2 and a reduction of the voltage on electrode 1. 
The transfer voltage forms a deeper potential well under 
electrode 2 and the charge flows to this w~ll. Thus, by 
proper manipUlation of the electrode voltages, information 
m~y be shifted through the CeDe 
The simplest tCD is a three~pha~e device in which 
electrodes 1, 2 and 3 form a single memory cell. Information 
is stored under only one of the electrodes while the other 
two provide isolation. 
To form a memory, a number of these cells is connected 
to form an endless-loop shift-register. Very high packing 
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Figure B14 Information storage in a charge-coupled device • 
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densities are possible using this technology (with some 
modification to th~ very simple structure given in Figure 
B.14), with current devices offering a 64kxl bit capacity. 
If the entire memory were organized as a single shift-register, 
then average access times would be extremely long. 
In order to provide reasonable access times the memory 
is organized as a number of smaller endless-loop shift-
registers, any of which may b~ accessed individually. A 
typical configuration is shown in Figure B.IS, in ~hich a 
64k device is divided into 16 X 4k bit shift-registers. In 
order to reduce power dissipat~9n, the 4k bit registers are 
further sub-divided so that a slower shifting frequency may 
be used. Several arrangements are possible, with the sertes-
parallel-series configuration being the most common. This 
takes the basic form of two serial and one large, multi-
, , 
channel parallel shift-register (Fig. B.IG). The data are 
entered serially into the upper high-speed input register 
and once loaded, transferred in parallel into the slower 
, , 
middle register. All of the yertical, parallel: channels are 
clocked together at a lower frequency than the serial' 
regisbers. At the output the process is reversed. Hence, 
power consuption is reduced since the' bulk of the data 
transfers take place in the slow parallel registers. 
Note the inclusion of a regeneration amplifie~ in Figure 
B.lG. This is' needed to replace charge lost during transfers. 
between electrodes. These transfers are not 100% efficient 
and so a periodic recharge is required to maintain the data., 
In addition to the transfer inefficiencies, charge is lost 
as a result of surface leakage and this places a minimum 
. , ' 
value on the clock frequency, below which the stored inform-
:... ' .. 
ation will be lost (i.e. the device is dynamic) •. 
. 
The mechanism used for data storage in these devices 
requires that power be maintained at all times if the data 
are to be pr,eserved and further, their dynamic nature requires 
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that they are cycled (or clocked) continually. A low-power 
standby state is, however, generally provided in which the 
clock input frequencY,may be reduced to a minimum. The other 
disadvantage of these devices is the need to perform a 
'flushing' operation after power-on which demands that two 
or three, complete ref~esh cycles be performed in order to 
achieve synchronization within the memory. 
Charact'eri'stics for a typical CCD memory are given in " 
Table B.l. 
B.7 Magnetic Bubble Memory 
A magnetic bubble is a cylindrical magnetic domain with 
an opposite polarization to that of a thin layer of magnetic 
material, usually garnet, in which it is embedded. In Figure 
B.l7.a, a single slice o~ magnetic garnet is shown, with the 
magnetic polarization arranged normal to the surfaces. 
(a) (b) (c) 
Figure B.17 Formation of a magnetic bubble. 
If an external field is applied, in the downward direction, 
it will tend to shrink the domains of opposite pola~ity, 
Figure B.17.h. A critical value of field intensity is event-
ually reached in which the single walled, or island, domains 
become cylindrical, resulting ina magneti~ bubble of 2 - ·3~m 
diameter. Increa.sing the applied field further will cause, 
the bubble qomains to shrink and will lead to the collapse 
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or 'annihilation' of the bubble (Fig. ~,.17. c). 
The movement of magnetic bubbles' is controlled by ~.' 
pattern ~f 'soft' magnetic bars (permalloy), deposited on 
the surface of the garnet slice, anq a separate rotating 
drive field in the plane of the device. The bubbles can be: 
thought of as small bar magnets and as the drive field 
rotates so the permalloy bars assume the magnetizatlons 
. 
shown (Fig. B.18), causing the bubbles to 'move'. No material 
is actually transferred, the apparent bubble motion is caused' 
by the flipping over of magnetic vectors 'at successive sit~s 
within the slice. Hence, it is possible, for example, to 
shift bubbles around an endless-loop shift-register (c.f. 
CCDs) • 
0 0 Figure B.18 Movement ---..-. If U. of a bubble along a row of permalloy bars by 
" the application of a 
l 0 0 rotating drive field. LJ U 
- 0 0 ... U l? 
t 1F 0 1[. 0 
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Many permalloy patterns have been developed and the 
spacing of these bars, together with the bubble-to-bubble 
interaction problems, determines the packing density of the 
device. 
For a practical device, methods of generating, detecting 
and removing bubbles must also be provided. A bubble generator 
can either create a bubble directly with a current loop, or 
"" ~ 
by splitting a source bubble, held under a permalloy disc 
(Fig. B.19). At the correct moment in" the field cycle, a 
current pulse in a nearby hairpin loop, transfers a portion 
of the source bubble to "an adjacent bar and thus into the 
system. The source bubble is never depleted since it is 
purely a function of the base magnetic material and bias 
field. 
'" 
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Figure B.l9 Bubble 
generation. 
A simple method of removing bubble$ is with a current 
pulse in a hairpin loop in such a way that when a bubble 
passes under the loop, the high local field collapses it. 
There are various methods of detecting the presence of 
a bubble, the most common being a measure of the change in 
resistance of the permalloy strip as a bubble passes under it. 
Hence, it is possible to read and write information to 
and from a bubble device and, further~ if the bias field is .. 
applied by some form of permanent magnet, the bubbles will 
remain permanently stable and thus a non-volatile memory is 
possibl7o 
A cross-section of a typical bubble chip is given in 
Figure B.20 and an exploded view of a complete bubble memory 
in Figure B.21. The entire memory is housed in a metal case 
which provides a magnetic shield to protect the stored 
infonnation. 
_ Very high packing densities are possible with this 
technology, typically of the order of 108 bits/in- for 
present devices with 10 8 bits/in- predicted for the near 
future. Hence,: it is possi~le to fabricate non-volatile 
memory devices of very large storage capacity on a single 
garnet slice, e.g. Texas Instruments ,manufacture a 92k x 1 
bit device. 
At present, bit rates of approximately lOOk bits/sec. 
• 
are p.ossible and so, clearly, if the entire memory were 
implemented as a single shift-register the average access 
time would be prohibitively long. To overcome this problem, 
the memory is organized in a major-minor loop configuration, 
in which a number of small recirculating shift-registers are 
i~terconnected by a larger register (c.f. CCDs) (Fig. B.22). 
The address, or position, of the minor loops is held in 
an external counter which is incremented for each complete 
360 degree magnetic field ro'tation. The counter is nonnally 
reset to zero upon power-up and so it is essential-that the 
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Figure B.20 Cross-section of a typical magnetic bubble 
device. 
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../-:...-_--- Permanet magnet 
Figure B.2l Exploded'view of a complete magnetic bubble 
memory. 
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minor loops are set to this position before power is removed. 
Major loop 
Minor loops 
Transfer T I---~ '-----;T 
Generator· Oe~~ctor 
Replicator 
Figure B.22 Major-minor ~oop configuration of a typical 
bubble memory. 
To write information to the memory it is first introduced 
in serial form into the major loop. A block of data (or page), 
equal in length to the number of minor loops, is shifted into 
the major loop which, when full, is transferred in parallel 
to the minor loops via the transfer input (T). 
To. read data, the minor loops must be rotated to place 
the required block at the top bit position. of the minor 
loops. (Note, the address for block 0 will be (0 + N) where 
N is the number of minor loops, owing to the shift introduced 
by the write operation). The transfer input is used to remove 
data from the minor loops and place it in the major loop. 
The major loop contains.an faqual' number of bubble position~ . 
to the minor loops~<assuming a single stage detector) and 
so the major loop must be shifted around to bring the bubbles 
to the replicator section. Here, the ~bbles may either be 
. \ 
transferred to the detector stage, which removes them from 
the major loop and results in a destructive read-out, or may 
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be copied into the detector, which results in a non-destructive 
read-out. When all of the data bits have been read from' the 
major loop, it is shifted further to 're-align wi~h the minor 
loops and the data in the major loop trans.ferred back to the 
minor loops. 
Characteristics for a typical bubble ~emory are given 
in Table B.I. 
B.8 Cassette, Cartridge and Disc Stores 
The bulk data storage field is, at present, dominated 
by mechanically based storage systems, with cassette, cartridge 
and 'floppy disc systems being the most popular for small 
scale ~pplications '(e.g. microprocessor systems). These are 
relatively slow storage devices (see Table B.2) but are both 
reliable and very cheap in terms of cost per bit. 
The cassette uses 3.81mm mylar tape coated with a 
magnetic oxide and housed in a standard 'Phillips' type CII 
cassette case. The CII cassette is basically as shown in 
Figure B.23, with the tape ,driven from one reel to the Qther, 
in either direction, usually by a capstan'drive mechanism. 
Both reel hubs are usually driven, which results, . typically , 
in a three motor cassette drive. 
An alternative approach to the cassette drive is the 
I 
cartridge system. Like cassette, 3.8lmm magnetic tape is 
. . 
employed as the storage medium, housed in a '3M.DC300A' 
cartridge case, but now an integral drive band is also 
included (Fig. B.24). The use of this band allows the 
cartridge drive mechanism to be reduced to a single motor, 
but due to other complications, cartridge drives (an8 
cartridges) 'tend to be more expensive than cassette systems. 
Cartridges do, however, offer a much better performance than 
is P?ssible with casse,tte based systems (see. Table B.2) 
thereby achieving a better cost per bit ratio. 
Recently, miniature versions of both the cassette and 
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cartridge devices have been introduced a~d these could prove 
very important in the future where size and weight are major 
considerations. 
Pirfch-wheel and 
capstan drive 
Tope-__ , 
Take-up hub 
(driven) - Supply hub 
- (driven) 
Figure B.23 Standard 'Phillips' type ell cassette. 
External 
roHer. "-
drive . " 
Take -up 
hub' - -Supply hub 
Q_-_________ -:. 0 
"" Driv~ band 
Figure B.24 Standard '3M DC300A' cartridge. 
The floppy disc again makes use'of a magnetic oxide as 
its storage medium, but unlike the cassette and car~ridge, 
. . . 
a flexible mylar disc is used as, the base. The disc is 200mm 
in diameter, and is housed in a 20~mm squ,are plastic sleeve. 
The operation of a floppy disc is very similar to that of the 
. "-- . . 
more conventional 'hard' disc system, with the disc rotated 
at high speed while the "heads traverse the surface. 
Floppy di$cs, although bulkier and more costly than 
cassette or cartridge systems, offer much higher access 
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speeds (i.e. the average latentcy is much lower) and data 
rates (see Table B.2). As for the cassette and cartridge, 
a miniature version is also available which uses a l30mm 
disc in a 133mm sleeve. 
Numerous.recording formats are at present employed for 
all three devices, although some standards do exist. Every 
format appears to have relative advantages and disadvantages 
and, as a result of their diversity, no attempt will be made 
to explain them here. 
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Device Type Orgal'!:ization Access Time Cycle Time 
Package I Power Supplies 
Bipolar 74S200 256 x 1 ' 31ns 31ns 16 pin dil +SV @ 110mA 
RAM (TTL) 
FI0405 128 x 1 llns 16ns 16 pin dil " -S'.2V @ 90mA 
(EeL) 
MOS RAM 
Static MK4l04-4 4kX 1 I 250ns 385ns 18 pin di1 +SV @ 27mA 
" 16kx 1 200ns 375ns 16 pin dil 
+12V @ 3SmA 
Dynamic MK4116-3 I N +5V - load depd. 
~ , 
t-' -SV @ 200 A 
VMOSRAM , ' S2114A-l lkx 1 I ISDn,S 1 SOils 
l8'pin di1 +SV @ SOmA 
(Static) 
CMOS RAM IM6508-1 -- lkx 1 300ns 
465ns 16 pin dil 4V - 11V 
(Static) I.GmA @ 5V 
and IMHz 
ROM (MOS) I MK3400-3 I 2kx 8 350ns 
500ns 24 pin dil I +5V @ 60mA 
( . 
Table B.I Memory device types and specifications. 
Device Type Organization Access Time 
Cycle Time Package I Power Supplies 
PROM 13608 lk x 8 80ns 120ns 
24 pin dil +SV @ 190rnA 
(Bipolar) 
I . I 
UV-PROM MK2708T lk x 8 450ns 
700ns 24 pin dil +12V @ 20rnA 
.. +SV @ lOrnA 
~5V @ 20mA 
EAROM ER2805 2kX 4 1.6'5ps 
3.511s 24 pin dil +5V @ 14mA 
tv Non-volatile 
.po- TMM142C 256 x 4 1.5ps. 1. 75,.,s 
18 pin dil +5V @ 70rnA 
tv RAM -lSV @ 35mA 
CORE I TCM409 4k x 9 
300ns 800ns Double-Euro +5V @ 7A (2 card mod.)' 
CCD I TMS3064 I 64k xl 200ns 
Av. latency 16 pin dil +12V @ lOOmA (pk) 
820ps +5V @ 2mA 
- 5V @ 60tnA (pk) 
Bubble I TBMOIOI I 92k x 1 .1 4.Oms (Av) , 12.8ms (Av) I 14 pin dil ±12V @ O. SA (coil drive) 
Table B.l (cont.) Memory device types and specifications. 
.. ( 
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AppendixC 
Memory Reliability 
244 
C- In'~""' '-'''''G C·n. 0 (J)t 17 ,f" -, .• , '\;II I :- 1;.' , : \ 'f.' .4 I .. L ' , '. ,1 ' 1 1' · - .j' j ' , . \.L..: .1..... "":" ...,.:J ~_'''_ V) ..Jo,u 
The store can be the least reliable element of a microprocessor system. 
R A Comley describes teclL."1iques for detecting and correcting errors in 
semiconductor memories. -
The econ(lmic advantages offered by increased packing 
densities of semiconductor storage devices have been 
partially offset b)/ doubts over their reliability. Ho wever, 
it is shown that a reliability improvement of 70-80% 
caJ) be ach ieved by using relatively simple error detection 
circuits. 
With microprocessors being used in grow ing numbers 
for dedicated ap plications, the need fo r a method of 
imp roving system reliabil ity takes on increasing importance. 
M ic roj:: rocessor-based syste ms are frequ ently ex pee ted to 
functi on fG r many hour, over periods of years without 
error. in what arc oftcn very hostile envi ronments (el ectri-
cal ly speak ing). 
When deali ng with the reliability of these systems it is 
usua!ly th e microprocessor itself which receives most atten-
tion. /\ great deal of work has been ca rr ied out on multi-
processor designs aimed at improv ing overall system 
reliabilitv. A more subject ive view of the si tu ation, how-
ever, shows that the microp ro cessor need not be and , 
ind eed probably is not, the least reli ab le element of the 
system. 
RELIABILITY CONSIDERATIONS 
1 he reli ability of a device can be considered as a function 
of the number of external connections to the chip, the 
total power dissipation (as running at high temperatures 
accelerales ageing) and th e internal co mplexity and la yout 
of the ch ip, not as a function of itself but due to such 
problems as local ized 'hot-spots', for example. 
Most microprocessor systems consist of the microproces-
sor,.a s.t?re and some mea ns of I/O (input/output). 
Reli abilIty of the I/O ch annel is very much a function of 
the I/O configuration and is hence specif;c to a par ticul ar 
. sy.stcm. As ~ result, on ly th e store and microprocessor 
will be conSidered and a co mparison of the ir relative 
rcli abi lities made. 
Microprocessors , in general, di ssipate more power than 
memory devices and are cer tai nl y more complex internall y. 
However, by far the least reliable pa rts of.any device are 
the connections from the ch ip to the ou~side ..... orld via 
fil,e go ld wi res and ex ternal pins. iv10st man ufactu rers have 
standardil.ed on a 40- pin package for the microprocessor. 
Th e number of pins associated with the store is dependent 
lIpon th <: number or memory devices used to make up that 
store. Clearly , as tre :lumber of memory device~ used 
increases so does the number of external conrlections to 
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the memory chips. The reliability of the store is thus a 
direct function of the number of memory devices employed. 
As the store size increases, memory reliability will become 
the limiting factor on the overall system re li ability. Take 
as a typical example a 4k X 16-bit store built from 4k X 1-
bit devices housed in 16-pin pacbges. The total number 
of eXlernal connections is 256, a great dea l more th an for 
the microp~ocessor. 
Hence a method of improving the re liabi lity, or data 
integrity, of th e store will enh ance the overall system relia-
bility. It is possible, by placing error-correcting hardware 
on the data highway between the store an d CPU , to elemin-
ate single-bit errors from the store for a moderate increase 
in circuit complexity and cost. Further, an approach of 
this nature also goes a long way towards producing a 
memory system whose reliab ility is· independent of memory 
size and individu al device reliabilities. This can be a very 
important consideration since the reliability of individual 
devices will not only vary with age, but also f rom manufac-
turer to manufacturer and between batches from the same 
manufacturer. 
Variations in manufacture can lead to such problems 
as pattern sensitivity, in which the memory chip only fails 
when a certain oata pattern, or seq uence of data patterns, 
is applied . FJult~ of this nJture are very difficult to locate 
as they are not easy to reproduce using memory-test 
routines. 
ERROR-CORRECTION SYSTEMS 
There are various well estab lished methods of improving 
data integrity within a system, all of which have their 
roots in the commu nications field l . T hey all consist 
of adding check bits to each data word as it is transmitted 
and then using the extra information to ch eck the received 
data word (inclu di ng the check bits) . The term 'redun-
dancy' is often used to descri be thi s method of error 
correction which, in the author's opinion, is an unfortunate 
misnomer since, although the additional bits convey no 
use ful information as far as the meaning of the dat a word 
is co ncerned, they are essen tial for the checking process. 
Few methods employed in the commu nications field are 
of use in digital systems, since they are designed for serial 
as opposed to parallel data paths, which are the norm for 
digital equipment. Modifications to so me or the basic 
ideas, however, can produce effective so lutions for paralicl 
data paths.. 
SIMPLE PARITY CHECK 
The simr lc r arity cheel< i, the most basic method avail-
able and consis ts of per forming a count on thl! number of 
15 on the data hi3hway at a given time. An extra bit is 
29 
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Even Odd 
Data word pori~y parity 
A I, 0 0 0 0 
0 0 0 0 0 
0 0 0 0 0 0 0 0 
Figure 7. The simple parity check 
generated and added to the data word to make the count 
either even or odd, depending upon the convention employ- ' 
cd (sec Figure 1) . The use of an even parity check has the 
advantage of giving an all-zero check word for an all-zero 
data word. Single integrated circuits are available which 
contain all of the necessary circuitry to perform an 8-bit 
pari ty check and so a system may be very easily and 
cheaply implemented. For example, consider Figure 2 in 
which a 16·bit RAM (random access memory) with parity 
checking is shown. 
Two S-bit parity' ge nerators arc cascaded to perform the 
16-bit check and to generate a 17th data bit (DI/O 16) 
which is ad ded to the data word when it is written to the 
store. 
When the data are read from store, the 16 data-out bits 
arc app lied to the inputs of the same parity generators 
and the outP-.Jt is compared with the 17th data bit (check 
bit) added during the write operat io n. If the two arc the 
same (i.e. no error) then the output from the exclusive-OR 
ga te is zero, but if an error exists (i.e. lis output) an 
interrupt is generated indicating to the CPU that an error 
has arisen. 
Note that the interrupt output is only enabled during 
the read cycle via the ENABLE input. This signal must not 
lx given until after the data read from store has become 
stdble on the data bus. If this precaution is not taken there 
is a possibility that 'huzard' cond itio ns will cause fa lse 
inll'rI'UPb to be issued. This should not present any prob-
lems as there will normally be a signal available in the 
system which is used to infor m the CPU that the requested 
data is stable on the bus. Any signal of this type may be 
convenien tly used to enable the interrupt line. 
As can be seen, very little additional circuitry is required 
to implement a parity checking system; for the 4k X 16-bit 
memory described all that is required arc two parity genera- . 
tors, one RAM ch ip, one exclusive-OR and one NAND 
ga te. For an 8k system, two RAM packages, two exclusive-
OR gates and a three-input NAND gate would be required, 
and so on. 
In addition to the basic hardw<lre shown' in Figure 2, an 
interrupt vector address and a 'daisy chain' for the interrupt 
req uest line must be supplied. These arc fairly standard 
pieces of circuitry of few components and should present 
no problems. 
The need for automatic correction 
The simple parity check suffers from :he maior disadvan-
tage that it can only detcct single errors. If two or more 
errors ar ise simultaneously then th ey may go undetected 
by the pJrity logic . Further, if an error is detected the 
enti re sys tem must be sh ut down, which in some cases may ' 
he ve y in conven ient and in others simply not possible. 
Wh:lt is needed for these situa tio ns is d method of detecting 
and automatically correcting any errors which may arise 
during normal operation_ 
Various other ,methods of parity check ing arc often em-
ployed in an attempt to improve the effectiveness of the 
method. A typical example is that of performing an even 
parity check on all even bits of the data word and an odd 
parit y check on the odd b its. These are reported to be 
more successfu l than the straightforward approach described 
but the author remains sceptical since there is just not 
sufficient information available to detect with any certainty 
anything other than single-bit errors, no matter how the 
parity check is arranged. 
The system to be described is based on the well establi-
shed concept of Hamming codes' and is capable of 
detecting single or multiple errors in either the data or 
check word . Further, it can apply automatic correctipn to 
the data word for all single-bit errors, only causing an error 
interrupt when multiple errors are detected. 
THEORETICAL BACKGROUND 
Codes may be c1assifified by their Hamming distance 
which, in turn, indicates the ability of the code to detect 
and correct bit errors. As an example, consider the eight 
possible combinations of three bits, shown on an n cube in 
Figure 3. Taking the groups in the order ABCDEFGH 
gives a Grey code, in which each code differs from the next 
by one digit position. The Hamming distance in this case 
is 1 and no error detection is possible since any error 
gives a wrong but still acceptable code. 
Now consider a code formed using only the four groups 
corresponding to points ACE and G. To change from one 
group to the next, two bit positions must be changed. The 
Hamming distance is now twO and using this code single 
errors may be detected since any code with a single error 
will not form one of the acceptable groups (000, 011,110 
or 101). Correct ion is still not possible, however, since 
there is no means of determining whether the received 
group is one ahead or one beh ind the required code. To 
detect and correct a singl ~ error, a code of distance three 
or more must be used, i.e. a minimum of three check 
digits is required in thi~ 'case . . 
DI/O O-I~ 
L 74"0 
r 
\----,---01 16 
74180 
INTRQ ~-~I,-A-8l-E-- DOl6 
Figure 2. 76-bi! parity check system 
" 
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Figure 3. n-cube for three bits 
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.. 
Figure 4. Encoder circuit 
~ bits 
Check 
bits 
Now, any systematic code can be described by its parity 
check matrix P, of n columns, each corresponding to one 
of the 17 digits of the code, and k rows each corresponding 
to one of the k parity check bits3 • The clements of th e 
matrix are Os and Xs, the position of the Xs in the ith row 
indicating which digit positions are invulved in the par ity 
check. Similarly the positions of the Xs in thejth colu mn 
indicate to which parity checks the/th digit contributes. 
Considering the example of Figure 3, the parity check 
matrix could be 
x o x o x o 
p=1 o x x o o x k rows 
o o o x x x 
n columns 
The fact that each column is different from all others 
ensures th at any single digit error will cause a unique 
pattern of 'parity violations, e.g. an error in the third digit 
will cause the first and second parity chec ks to be violated, 
no other single error can produce the )ame effect. 
Clearly a matrix of k rows can have up to 2k_l 
colu mns corresponding to the set of k-d igit binary numbers 
("\cept 0 0 .. . 0 which would presei ent n0 parity check on 
that column). Hence, the minimum number of check digits 
~lced ed for an rn-digit word is the smallest llufTlber satisfy-
Ing 
2k -1> m +.~ 
Note-that the number of check digit~ rC'''uired increases 
slowly :IS m increases. . 
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Coding methods 
The ordering of the rows and columns must now be con-
side red ; at first sight any ordering appears equally 
acceptab le. The ordering of the rows and columns can 
have J considerable effect on the complexity of the encod-
ing and decoding circui try, however, and so a more system-
atic approach is required if the addi tional hardwa re 
requiremen:s are to be min im ized. 
As mentioned earlier, redunda ncy techniques were 
traditionally employed in communication channels where 
the data word is in serial form. Hence, the normal 
checking codes arc cyclic and make use of shift-register 
circuits as encoders and decoders. These are of little use in 
digital circuits where paralle l data highways are normally 
used . To produce a code suitable for a parallel system 
it is useful to consider the par ity check mat rix divided into 
columns of data and check bits ~ 
data bits 
x 
o 
X 
o 
X 
X 
check bits 
X 
o 
o 
o 
X 
o 
If the check bits are organized as a diagonal matrix (as 
shown) this can considerably simplify the encoding circuit 
and furth er, if the number of parity checks performed on 
each column can be minimized, the hardware required for 
the decod er circuit may also be minimized. For the code 
given above, the encoder and decoder circuits are as shown 
in Figures 4 and 5. 
Considering the 4k X 16-bit memory example, used for 
the simple parity check circuit, we find that a minimum of 
five check b its are required to detect and correct single·bit 
errors (m = 16 so 2k> 17 + k. i,e, k = 5). A suitable 
parity check matrix' is as shown in Figure 6 and the -
implementation of this code for one check digit (A) 
is as shown in Figure 7. Clea rl y five such circu its 
are requ ired fo r a complet~ implementation and 
further, from the mJtrix, it can be seen th at ten 
two-i nput and six three-input NOR gates wi ll be 
requ ired to provide the necessary 16 corrector outputs. 
Note that it is not possible to keep the number of check 
digits to eight or below on al l of the rows, but it .is possible 
0 
rrected 
code 
02 
Memory 
output I 
A 
,: J 
Figure 5. Decoder/corrector circuit 
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x x x x x x x x 0 0 0 0 0 0 0 OIX 0 0 0 0 
.1 
I 
X X X X 0 0 0 , 0 X X X X 0 0 0 010 X 0 0 0 
I 
I 
P= 0 X 00 X 0 0 X X 0 0 X X X X 010 0 X 00 
I 
I 
o 0 X 0 0 X 0 0 0 X 0 X X 0 X XIO 0 0 X 0 
1 
1 
o 0 0 X 0 0 X X 0 0 X 0 0 X X X:O 0 0 0 X 
Figure 6. Parity check matrix for a 76-bit data word 
to limit them to nine. The extra digit can be catered for 
by taking the appropriate check digi t output in via the 
even parity carry input. For rows four and five, the eighth 
check input may be used. 
Output conditions other than those indicated in Figure 
6 are possible (2k - 1 = 31 possible states) and these all 
represent multiple or other error conditions and additional 
circuitry is requ ired to decode these states and generate an . 
interrupt should they arise. A complete list of output 
conditions is given in Figure 8. 
The error states may be logged automaticalll, should 
this be required, by providing a suitable storage area. Only 
the check code and error address need be recorded (21 
bits in this case) since these provide all the information 
required to identify the position and nature of the error. 
Further, as the error states should ari se very infrequently, 
a fairly small logg ing store will suffice. I ncluding automatic 
logging can be a very useful aid to de tecting 'rogue' memory 
cells, or packages, as these will produce frequent error 
outputs. 
Reliability improvement with error correction 
To provide a quantitative assessment of the improve. 
ment possible by including error checking, two commonly 
occurring parameters must be defined 
C Failure rate (1\ ) is the average percentage of all devices 
that can be expected to r~il per unit of time. Failure 
rates are usually expressed in percent per thousand 
hours. Further, semiconductor devices exhibit changing 
failure rates with time, following a well kno\~n reliabili-
010-15 
~---t-r----..,-.lI From 
I 
I 
I 
I 
I 
I I 
I I 
o IS-ctc=---c:(r=: ~ 
memor 
t-iglJre 7. Error detector/corrector for 76-bit memory 
system 
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tv curve(Figure 9). As a result it is also usual to specify 
a time frame with the failure rate. 
o MTBF (mean time between failures) is th-e reciprocal 
of fail ure rate. 
Considering our 4k X 1-bit RAM as a typical example, 
IC manufactu rers' dataS ind icates that A. for a 4k RAM 
after a few thousand hours of operation is between 0.05% 
and 0.2% per 1000 hours. Taking the worst case figure, 
. this represents a MTBF of once every 2.5 years (approxi-
mately) assuming an 8h, 5-day working week. If 
there are 16 such RAMs in the memory system , this figure 
reduces to approximately one failure every two months! 
Other data, collected by RAM manufacturers and 
Hewlett·Packard6 indicate that a large proportion, approxi. 
mately 75% to 80%, of 4k RAM failures are single·bit 
failures. Hence, including a single-bit error checking 
scheme can considerably improve the reliabil (ty of the 
store and thereby the overall system. 
Other considerations 
The positioning of the error-correcting circuitry can 
have an effect on the increase in reliability offered by the 
systems discussed. If, for ex~mple, the processor and 
store are constructed on different boards, the encoder 
and d ecod e r i co ~re cto r circuits should be pl aced on the 
CPU board. This will faci litate the elim ination of any 
errors wh ich may arise due to edge-connector problems 
and noise pick·up over the length of the data bus. . 
Another. important co nsideration is that of th~ relia· 
bility of the components used in the checking circuits. 
If the checking logic becomes large and complex it may 
degrade the overall system performance rather than 
enhance it. Hence, the encoder- decoder/corrector 
circuits should be kept as simple as possible. Further, the 
error·correcting circuits will require a finite settling time, 
which will increase with increasing circuit complexity. 
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The settling delay should only be of ~he order of 
30 - 50ns f~r the circuits described and this will not norm, 
ally present any problems, since it should be easily absorbed 
into the settling time allowed for the data bus during 
memory access operatio ns. It may, however, become 
a problem fo r systems utilizing high·speed memory 
devices, e.g. bipolar memories with typical access times of 
70 - 90 ns. For such cases the encoder-decoder/corrector 
circuits should be constructed from a high·speed logic 
fam:ly (e.g. Eel - emitter-coupled logic). Th is will 
reduce the settl ing time to a few nanoseconds. 
ROM and PROM-based systems can also present some 
problems for the reliability-checking circuits. The main 
reason for th is is that ROMs and PROf\'ls are byte rather 
than bit orga nized; most RAMs arc bit organized. This 
microprocessors 
Sit in error 
Bit 0 
Bit 1 
Bit 2 
Bit 3 
Bit 4 
Bit 5 
Bit 6 
Bit 7 
Bit 8 
Bit 9 
Bit 10 
Bit 11 
Bit 12 
Bit 13 
Bit 14 
Bit 15 
Check bit A 
Check bitB 
Check bit C 
Check bit D 
Check bit E 
Other 
Errors 
(multiple) 
Error-free 
ou tput 
A' 
1 
1 
1 
1 
1 
1 
1 
1 
o 
o 
o 
o 
o 
o 
o 
o 
1 
o 
o 
o 
o 
1 
1 
o . 
1 
1 
o 
1 
1 
o 
1 
o 
Outout cr)dc 
B' C' 
o 
1 
1 0 
1 0 
o 1 
o 0 
o 0 
o 1 
1 1 
1 0 
1 0 
1 1 
o 1 
o 1 
o 1 
o 0 
o 0 
1 0 
o 1 
o 0 
o 0 
o 
1 
1 
1 1 
o 0 
1 0 
1 0 
o 1 
1 1 
1 1 . 
o o 
D' 
o 
o 
o 
o 
1 
o 
o 
o 
1 
o 
1 
1 
o 
1 
1 
o 
o 
o 
1 
o 
1 
1 
o 
o 
1 
1 
1 
1 
1 
1 
o 
Figure 8. Possible output codes and their meaning 
E' 
o 
o 
o 
1 
o 
o 
1 
1 
o 
o 
1 
o 
o 
1 
1 
1 
o 
o 
o 
o 
1 
o 
o 
1 
1 
1 
1 
1 
1 
1 
o 
makes the task of adding the extra storage, required for 
~he check-bits, a little more complicated and will generally 
mean that some storage space is wasted. This disadvantage, 
ho\Vr'vn, i ~ ()rr~e t hy th e f;lct that ROM and PRO M-based 
~ystem~ do not require any encoder circuitry. 
CONCLUSIONS 
Some form of error check i~'g is desirable for most 
systems, and, as this paper has shown, the additional cir-
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Figure 9. Semiconductor reliability Ijfe curve 
cu it requ irements can be qu ite small. For most applications 
th e simple parity-check arrangement will be quite 
adequate. The full checking and corrector circui ts become 
important where higher data integrity is required or for 
any application using relat ively large amounts o f storage. 
Providing error-correcting circuits for the sto re is not, 
however, a complete answer to al l re li abil ity problems, 
since other single-bi t errors arisi ng in the system may still 
cau se catastrophic failures (e.g. an erroneous address may 
cause error-free but incorrect data to be supplied). In 
situations where thi s is an importan t cons ideration, a 
checking system, similar to th ose descr ibed , should be 
applied to the add ress bus and mul t iprocessor schemes 
implemented. . 
Including a store-checking scheme docs, however, 
considerably increase the relb bil ity of what can be the 
least reli ab le eleme nt of a microprocessor system. 
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Appendix D 
Program Listings 
i) Autocorrelat~on Program 
1i) Spike Detector Program 
250 
REL £AUTOC 
• •••• , f , , , 
• 
• ; AUTOCORRELATION ROUTINE 
• 
• 
: 
• 
• 
• 
• 
RXX(T) =.1/N.SUM( X(I).X(I-T) ) 
CALCULATIONS:- 100 RXX(T) VALUES FROM T • 0 
• 
• 
• 
• 
• 
• 
: 
• ,
J 
TO T • 99 ' 
SAMPLINQ FREQU. • 200HZ 
2MIN 445ECS (APPROX) RECORD 
N = )2768 
VALUES TAKEN FROM CASSETTE 
; RESULTS:- STORED IN MAIN MEMORY IN BUFFER RXXT 
• 
• 
· . . . . , , , 
RO .. 0 
R1 = 1 
R2 .. 2 
R3 • 3 R4 • 4 
R5 • 5 
SP • 6 
PC • 7 TBUF =1000 
RBUF .. 1200 
RXXT • 1600 
MEAN • 2000 
TOTL = 2010 
STAK .. 2020 
QLOB £AUTOC 
£AUTOC MV 1 I STAK, SP 
CLRR RO 
MV II MEAN. R 5 
MVO@ RO.R5 
MVO@ RO.R5 
MVll TOTL.RS 
MVOO RO,R5 
CRBF MVll RBUF,R5 
MVOO RO,R5 
•••• . , , ,
: 
CMP I RBUF+400 ,RS 
BLE CR8F 
J CASSETTE SET-UP 
J 
MV 11 20, RO 
MVO RO,167742 
WATS BEXT BFIL,1 
B WATS 
,DELAYED IIp VALUES 
;RESUL T5 BUFFER 
;RXX{,) VALUES 
;MEAN VALUE 
,LOoP COUNT 
,STACK STARr ADOR 
,SET-UP STACK POINTER 
;CLEAR MEAN. REQS 
,CLEAR LOoP COUNT 
JCLEAR RESUL. TS BUFFER 
,SET FOR READ t HI-SPEED, INC. 
;WRITE CONTROL WORD 
;ALLOW.SET~UP DELAY 
251 
... 
I, . 
• ••• · , .. 
; 
• FILL BUFFER ,
• ,
:::: 
BFIL MV I I TBUF, R 5 
CONT MVO RO,167744 
WAIT BEXT READ,2 
B WAIT 
READ ~1V I 1 677.4 5 , RO 
ANDI 377,RO 
SL.R RO,1 
MVQ@ RO,R5 
CM?I TBUF+144,RS 
SLT CONT 
nn 
; 
• FETCH X(J) VALUE ,
• ,
• ••• 
• • • • 
MVIl TBUF,R5 
CNT2 KVO RO,167744 
WAT2 SEXT RED 2" 2 
B WAT2 
RED2 MY! 167745.RO 
ANDI 377,RO 
SLR RO,1 
MVOO RO,R5 
CMPI TBUF+144,R5 
Sl.T CMAN 
MYII TBUF .R5 
; UPDATE MEAN TOTAL. 
::n 
CMAN MYII MEAN,R3 
• • • • ·.,;, 
• 
'. : 
J; I: 
MVI. RJ.R1 
INCR R3 
Myi. R3.R2 
ADDR RO,R1 
ADCR R2 
MYOO R2.R) 
DECR RJ 
MYOI R1,Rj 
CALC RXX{T) VALUES 
PSHR RS 
MVII RBUF',R) 
CRXT MVIO R5,R1 
PSHR RO 
" , 
:CASSETTE READ REQUEST 
;WAI T FOR I DAV ' 
tREAD BYTE 
;el.EAR TOP BITS 
;LIMIT IIp TO 7-BITS 
. ;STORE VALUE 
;BUFFER FULL? 
,CASSETTE READ RQ 
,WAIT FOR IDAV 
tREAD BYTE 
;L.IMIT IIp TO 7-91TS 
,STORE VALUE 
J TOP OF BUFFER? 
,SET POINTER 
;FETCH RUNN1NQ TOTAL 
JADD PRESENT X(I) VALUE 
,ADJUST FOR CARRY, 
;STORE RESULT 
,SAVE PRESENT TBUF PNTR 
;SET RESULTS BUFFER PNTR 
;FETCH DELAYED VALUE 
:SAVE xC 1) VAL.UE 
252 
:;: I 
J 
: MULTIP~Y ROUTINE 
• 
• 
nn 
PSHR R5 
,SAVE PNTR TSTR R1 
,CHK MULTIPLIER- SI~N BPL MUl.O 
,BRANCH IF pas NE~R RO ,NE~ATE HULTIPLICAND BOV HUL.3 
NE~R R1 
BOV HUL.4 
MULO MOVR RO,R2 
.HULTIPLICAND TO RZ CL.RR RO ;INIT PARTIAL PROD MV II .17. RS ILOOp COUNT MUI..1 SARC RO 
,SHFT MS PART PROD MUL2 RHC R1,1 aSHFT LS PART PROD DECR R5 :DECR LOOP COUNT BZE HUL5 ;FINISHED? BNC HUL.1 :CHK SHFTD OUT BIT ADDR R2,RO JADO "/CANO TO P.P. BNay MUI..1 :CHK FOR OVERFLOW RRC RO.1 ;SHf'T IN CARRY 8 MUL.2 
MUL.) MOVR R1,RO :LARQEST NE~ NO. ' NEC4R RO 
MUL.4 CL.RR R1 
MUI..5 PUL.R R5 ;RESTORE PNTR MVIO R),RO 
,FETCH RUNNIN~ TOTAL INCR RJ 
MVlO RJ,R2 
ADDR R1,RO ,ADD NEW VALUE ADCR R2 ,CARRY ADJUST HVOO R2,RJ ,SAVE RESULT DEeR R) 
HVOO RO,R) 
.RESTORE X(I) VALUE PULR RO INCR R) :MOVE PNTR TO NEXT YALUE INCR RJ 
OMPI RSUF+J10,RJ 
BC1E FTNX :TOp OF BUFFER? CMPI TBUF+144,R5 
:TOP OF IIp BUFFER? BI.. T CRXT 
MY11 TBUF ,R5 IRESET PNTR 8 CRXT 
un 
, 
J CHECK FOR ALL P'NTS CALC,~;D 
. . , 
II n . 
FTNX "VII TOTL,R5 
MYI. R5,R1 ,FETCH RUNNING TOTAL CMPl 40000,R1 
# BQE FINS ,ALL VALUES CAl.C\:1D INCR R1 
DECR R5 . 
MVO@ R1,R5 J INCR TOTAL 
PUl.R R5 ;RESET TBUF PNTR B CNT2 
',READ NEXT X( I) VALUE 
253 
un 
; 
J CALC FINAL RESULTS 
J 
::n 
FINS 
MLT1 
Ml.T2 
Ml.T5 
NEXT 
MVII MEAN,R) 
MVI' R3,RO 
lNCR R3 
HYJ@ RJ.R1 
SLl. R1,1 
5LLC RO,1 
ADCR R1 
MOVR R1,RO 
MOVR RO,R2 
CLRR RO 
MV II .17,R5 
SARC RO 
RRC R1,1 
DECR R5 
aZE lil.T5 
BNC Ml. T1 
ADDR R2,RO 
BNOV MLT1 
RRC RO.1 
B MLT2 
MVI J RBUF .R5 
MV J I RXXT+144,Rj-
MVIO R5,RO 
MV 10 R5, R2 
5LL R2,1 
Sl.l.C RO,1 
ADCR R2 
SUBPl R1,R2 
MVOO R2,R) 
DEeR RJ 
CMPI RXXT,R) 
BGE NEXT 
HLT 
Hl.T 
NoP 
NOP 
END 
, 
I 
; CAl.C MEAN VALUE 
;SHIFT HI-WORD 
;SHIFT Lo-WORD 
:R1 • X{MEAN) 
;MUl.TIPl.ICAND TO R2 
;INIT P.P. _ 
,SHFT KS P.P. 
;FINISHED? 
:CHK SHFTED OUT BIT 
;ADD MtCANO TO P.P. 
:SHFT IN CARRY 
.SET PNTRS 
:FETCH Rxx{r) VALUE 
JR2 • RXX(T) RESULT 
;SUSR MEAN 
,STORE RESULT 
:SHFT PNTR 
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REt £DFPAC 
, 
: FIRST ORDER DIFFERENCE FOLLOWED BY A 
t SECO~D ORDER BUTTERWORTH FILTER 
J WS • 500HZ WC • 50HZ 
• 
• 
• ARTIFACT REJECTION ROUTINE 
SPIKE DETECTION ROUTINE 
OUTPUT TO CASSETTE 
- EVERY OTHER SAMPLE 
, 
• • • • • , , , ,. 
RO == 0 
R1 III 1 
R2 • 2 R; :1:1 ; 
R4 • 4 
R5 == 5 
SP .. 6 
PC :1:1 7 
FLAQ == 1000 
OIFp == 1002 
PNTR II: 1010 
LABt :1-1020 
STOR :I 10;0 
OPST == 1040 
PKFL == 1041 
CNTA II: 1043 
CNTB III 1044 
ARTS III 1050 
ART? III 1250 
ARTC == 1252 QLoa £DFPAC 
£DFpAC CLRR RO 
MV II FtAQ, R5 
MVO@ RO,RS 
MVCO RO,R5 
MVll ARTB,R1 
MVO R1,ART? 
CLRR R1 
MVO R1,ARTC 
MV II ARTS, R5 
CART MVOO R1,R5 
CMPI ARTB+.125,R5 
i:lLE CART 
MVII 000017,RO 
iiVO RO,167742 
WVAT BEXT DFIL.'1 
B WWAT 
DFlt MYI 167732,RO 
AND) 000377,RO 
MY 11 STOR, R5 
MVCO RO.R5 
SLL RO.2 
MVll DtFP+1,R5 
MVl@ R5.R1 
DEeR R5 
Hvoe RO,R5 
SUBR R1"RO 
:FLAG WORD 
:DIFF VALUES 
;DELAYED x VALUES 
; DELAY ED Y VALUES 
,INPUT DATA STORE AREA 
,OUTPUT COUNT 
;PEAK FLA~S 
;COUNT A 
,COUNT B 
;ARTIFACT BUFFER BASE 
,ARTIFACT BUFFER PNTR 
tARTI FACT COUNT 
:CLEAR OUTPUT FLAQ 
:CLEAR PEAK FLAG 
,INITIALISE ARTF. PNTR. 
:CLEAR CROSSiNG COUNT 
,CLEAR ARTl~ACT BUFFER 
,SET CASS FOR CONT WRITE - 141PS 
,WRITE CONTROL WORD 
IWAI T FOR lROY 
:INPUT leN) VALUE 
;CLEAR TOP BITS 
,STORE X(N) VALUE 
,SCALE INPUT 
;LOAD X(N-1) ADOR 
;FETCH X(N-1) VALUE 
,STORE NEw X(N-1) yALUE 
IRO • X(N) - X(N-1) 
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. , 
nan 
; 
. J FIt-TER ROUTINE 
a 
nil J 
.... FILT CLRR SP ;CLEAR SI~N FLACl TSTR RO 
,SET STATUS BPL RESU 
'+VE VALUE? NE~R RO :2,'5 COMP INCR SP ;SET SI ~N FLA~ RESU SWAP RO,1 ;SCALE 1 NP UT SLR RO,2 
SLR RO.1 
TSTR SP 
,CHECK S I QN FLA(1 
eZE CRES ;FLAQ NOT SET? NE~R RO ;2.'SCOMP CLRR SP ;CLEAR S I ~ FL.AQ 
"CRES MV II PNTR, R5 ;SET X VALUES BASE MVII RS,R1 :FETCH X(N-1) VALUE MOVR R1.R) :SAVE VALUE BPL POS2 ;+VE VALUE lNCR SP ,S~T 51 QN FLA~ NEQR R1 :2, IS COMP POS2 SLL R1.1 :MULT BY 2 T5TR SP 
,CHECK sl(1N FLA(1 
eZE NEXT ,FLAQ NOT SET? NEQR R1 J2!';S COMP CLRR SP :CLEAR SJQN FLAQ NEXT MVIO RS.R2 ,FETCH X(N-2) VALUE ADDR RO.R1 JR1 • X(N) + 2X(N-1) BOV STOP rOVERFl.OW? ADOR R2.R1 :R1 • X VALUES COMP BOV STOP ,.OVERFLOW? 
MV II PNTR, R5 
MVOI RO,RS 
,STORE NEw X~N-1~ VALUE MVOO R3.R5 aStoRE NEW X N-2 VALUE MOVR R1.RO ,MOVE RESULT 
BPL POS1 ,+VE INPUT? 
INCR 5P ,SET S lQN Fl.AQ 
N~QR RO ;21'S CaMP " POS1 SLR RO,2 
SLR RO,2 :.4 SHIFTS 
HOVR RO,R1 aSAVE RESULT SLR RO,2 
SLR RO.2 ",8 SH IFTS 
AOOR RO,R1 sADD TO TOTAL SLR RO.2 a10 SHIFTS 
ADDR RO.R1 
SLR RO,2 
, SLR RO,2 114 SHIFTS· 
ADDR RO,R1 IR1 • 0.0675 X COMP TSTR SP :CHECK S I QN FLAQ 
aZE NVAL :FLA(1 NOT SET? 
NE~R R1 .2.',S COMP 
CLRR SP ,CLEAR SI GN FLA(1 NVAL HOiR R1,R) ;SAVE RESULT" 
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;;; n 
• 
• 
• CALC Y VALUE CaMPS • 
a 
nnr 
MY!l LABL,R5 
MVI@ R5,RO ;FETCH Y(N-1} VALUE MOVR RO,R1 aSAVE RESULT BPI... POSY ;+VE VALUE? NE~R RO ;2,#S CaMP INCR SP ;5ET S I ~ FLA" 
I ' POSY MOVR RO,R2 aSAVE VALUE SLR RO,2 . .-
SLR RO,1 ;3 SH IFTS ADDR RO,R2 ;ADD TO TOTAL. SLR RO,2 
SLR RO,1 ;6 SHIFTS ADDR RO,R2 
SLR RO,2 
SLR RO,1 :9 SH JFTS ADDR RO,R2 
SLR RO,1 ;10 SHIFTS ADDR RO,R2 
SLR RO,2 :12 SHIFTS ADDR RO,R2 
SLR RO,1 ;13 SH I FTS ADDR RO,R2 
SLR RO,1 :14 SHIFTS ADDR RO,R2 JR2 • 1.144Y(N-1) TSTR SP :CHECK 51 ~ FL.AQ BZE NXTY :FLA~ NOT SET NEQR R2 ;2t:s COMP CLRR SP ;CLEAR Sl~ FLA~ NXTY MVl@ R5,RO ',FETCH Y(N-2) VALUE TSTR RO ;SET STATUS BPt REPS ;+VE VAl..UE? NEQR RO :2t:s COMP INCR SP ;SET 51 ~ ·FL.A~ REPS SL.R RO.2 12 SHIFTS MOVR RO,R5 ;SAVE RESULT SLR RO,1 :3 sHIFTS AD DR RO,R5 ;ADO TO TOTAL SLR RO,2 
.5 SHIFTS ADDR RO,R5 
SL.R RO,2 11 SHIFTS ADOR RO,R5 :R5 • O.414Y(N-2) . ; TSTR SP ;CHECK SI~N FLA~ 
aZE INVY ;FL.AQ NOT SET? NEQ'R R5 ;2:#$ COMp 
CL.RR SP ;Cl..EAR S 1 QN FL.A~ INVY SUBR R5,R2 JR2 • Y COMP' BOV STOp :OVERFLOW? ADDR R2,R) :R3 • Y(N) BOY STOP ;OVERFLOW? 
MYll LABL,R5 
,STORE NEW Y~N-1) VALUE MVCO R),R5 MVOO R1,R5 ;STORE NEW Y N-2} VALUE 
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un: 
; 
; ARTIFACT REJECTION ROUTINE. 
• n;n 
MOV'R R;,RO 
,SAVE F lL TER olp MOVR R), R1 . 
,R1 • FILTER o/p AND I 100000, R1 
,CLEAR ALL BUT SIGN MYII ART?, R3 
MYI@ R3,R5 
,LOAD BUFFER PNTR MY 1@ R5,R2 ;FETCH N-1 SAMPLE SAR R2,1 
,CLEAR S I QN FLAQ CMPR R1,R2 
.:COMP ARE S I QNS BZE CKBF 
MY II ARTO. R) 
MYIO R),R2 
,INCR CROSSINQ COUNT INCR R2 
MYOO R2,R) 
XORI 1,R1 
,SET SIQN CHAN~E FLA~ CKBF CMPI ARTB+.125.R5 
aLE STPN 
,TOP OF·BUFFER? 
MY 11 ARTS. R5 :RESET 'PNTR STPN MYO R5,ARTP ;STOR£ PNTR 
MVIO R5,R2 :FETCH N-'126 SAMPLE 
CLR,c ;CLEAR CARRY BIT 
RRO R2,1 
SNC SPRS JSIQN FLA~ SET? 
MV II ARTC,R) 
--MVI' RJ,R2 IDECR CROSSINQ COUNT 
DECR R2 
MYOO R2~R) 
SPRS DECR R5 
,MOVE PHTR BACK 
MVOO R1,R5 
,WRI TE PRESENT SAMPLE 
MOVR RO.R) :RESTORE F lL TER olp In n 
• ,
• SPIKE DETECTION ROUTINE -,
• t 
• • • • • ,., ,. 
TSTR RJ :SET STATUS 
BPt POSR J+VE RESULT NE~R R; J21~;S COMP 
INCR SP ;SET SlqN FLA~ 
POSR StR R3,2 
.RESCALE 
StR RJ.2 
ANDI 0OO377,R) ;CLEAR ToP BI T9 
CM? 1· 60,R3 ,CMPR WITH +0.48 
BLE CKPS :PEAK NOT FOUND? 
TSTR SP :CHECK SI(1N FLAQ 
BZE PSPK ,+YE PEAK? 
MVII PKFL,R5 
,FETCH +VE P~K FLA~ MVI. R5,R1 
TSTR R1 
aZE NQ=»K . JFLA~ NOT SET? 
MVOO R1,R5 :SET -V.E PEAK FLA~ 
MVII CNTA,R5 
:FETCH COUNT A MVII R5.R1 
INCR R1 ; INCR COUNT A DEeR R5 
MVOO R1,R5 ;STORENEW·COUNT A 
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aUPT 
COUT 
5FlQ 
WAIT 
PSPK 
. CKps 
NOpK 
NSET 
Cl.RR SP 
MV 11 STOR, R5 
MVI@ R5.RO 
MY 1.1 OPST, R5 
MYI' R5.R1 
CMPI O,R1 
Bl.E COUT 
XOR I 000400,RO 
DEeR R1 
DEeR R5 
HYOO R1,R5 
MY It FLAG, R5 
MYIO R5,R1 
TSTR R1 
aZE SFLQ 
MVO RO,16774) 
Cl.RR R1 
DECR R5 
HYOO R1,R5 
B WAIT 
DECR R5 
MYll'1,R1 
'MYO@ R1, R5 
BEXT OfIl.,O 
B WAIT 
MV 11 PKFL, R5 
MYII1,R1 
HYOO R1, R5 
INCR R5 
MYIO R5,R1 
INCR R1 
DEC'R R5 
MVOO R1, R5 
B OUPT 
MYll PKFL,R5 ' 
MYIO R5,R1 
TSTR R1 
BZE NOPK 
MYl. R5,R1 
T5TR R1 
aZE NSET 
MY II CNTA,R5 
MV1@ R5.R1 
MYII OPST ,RS 
MYCO R1, R5 
Cl.RR R1 
MY II PKFL, RS 
MVOO R1,R5 
MYOI R1,R5 
HYOO R1,RS 
HYCO R1,R5 
a .OUPT 
MYll CNTB,R5 t 
MYIO R5,R1 
iNCR R1 
DECR R5 
MVOO R1"R5 
eM? I .;" 1 
..... , R 
8(1E NoPK 
;Cl.EAR 51 QN FLAG 
;FETCH X(N) VAl.UE 
;FETCH OUTPUT COUNT 
;COUNT ZERO? 
:5ET NINTH BIT 
IOECR OUTPUT COUNT 
,STORE NEW OUTPUT COUNT 
;FETCH OUTPUT FLAG ~ 
,P'YQ NOT SET 
,OUtpUT VALUE 
1.9~EAR OUTPUT Fl.A~ 
ISET OUTPUT FLAQ 
;NEXT SAMPl.EREADY 
;SET +VE PEAK FLAG 
,FETCH COUNT A 
: I NCR COUNT A 
;STORE NEw COUNT 
I aFETCH +VE PEAK FLAQ 
;FLA" NOT. SET? 
;FETCH-VE PEAK VALUE 
;FLAQ NOT SET1 
,FETCH COUNT A 
J COpy COUNT A TO OUTPUT COUNT " .. 
;CLEAR PEAK A FLAG 
;ClEAR -VE PEAK FLAG 
;Cl.EAR COUNT A 
;CLEAR COUNT B 
:FETCH COUNT B 
J INCR COUNT 
JSTORE NEw COUNT 
:e OUNT> 4:"} .'. 
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MV I 1 ARTC, R5 
MV 10 R5.RO 
eM? 1 120, RO 
BQE .NoPK 
B QU?T 
STOP HLT 
HLT 
NoP 
NoP 
END 
:FETCH ARTIFACT COUNT 
,COUNT> 80? 
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Appendix E 
Error Calculations for' the 
Second-Order Butterworth 
Filter 
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E.l Introduction 
The errors introduced into the signal as a result of 
the digital filtering operation are calculated in this 
appendix. The errors arise as a consequence of quantization 
effects and'mean that a slightly different filter than the 
one desired, will be realized. The errors will manifest 
themselves as slight shifts in the pole-zero locations' from 
their ideal positions and as small changes in the values of 
coefficients. 
E.2 Cut-off Frequency Error 
The shift in the pole-zero locations will mean that 
the cut-off frequency of the filter is altered from the 
desired value of We. 50Hz. This can be found directly 
from the relationship:-
We - 1 tan n - 0.10341 
-Ws 1f 10 
The 0.00341 e~ror is introduced into ,the we/wI ratio 
as a consequence of the bilinear' transformation technique 
[2~. The actual cut-off frequency realized is:-
and if Ws is set at 500Hz:-
- 51.52187Hz 
i.e. a 1.52187Hz error in We' 
There will be'a truncation error involved in the 
realization of the 0.10341 coefficient, and this will tend-
, 
to reduce the magnitude of the error in we:-
We - tatr1 (0..103410 - 0.000006) X 500 
- 51. 5187Hz. 
As can be seen, there is an error of 1.5l87Hz in the 
value of We but this is not of major i.;tportance for the EEG 
, 
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" 
application; the amplitude response is of far greater sig-
nificance .. 
E.' 3 Amplitude Error 
To calculate the amplitude error, the filter configur-
ation must be considered since the total error is dependent 
upon the structure used. The implementation of the second-
order Butterworth filter used in the EEG analysis routine 
is as shown in Figure I.E. 
0.1.14 
X (!i--.-----...., l-----....... ---Y(n) 
1.0 
y(n~ =- 0.0675 [xn + 2Xn-1 + Xn-2] 
+ 1.144Yn_1 - 0.414Yn_2 
Figure l.E Second-order Butterworth filter implementation. 
The input to the filter is provided by the output of 
an A-D conve~ter'and so is subject to an input qu~ntization 
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error. If the input to the A-D converter is x(n) and the 
corresponding output is x(t), then:-
x(n) - x(t) + En (i) 
where En is the quantization er~or. 
The error arising as a result of the x term summation 
is:-
x (n -2) 
x ( t ) J---__. x(N) 
x(n-1 ) 
Now x(N) == x(n) + x(A) + x(B) 
, ,...... 
'and x(A) = x(A) + EA 
......... 
where x(A) represents the ideal x(A) value and EA the error 
term. Similarly:-
~' 
x(B) - x(B) + Ea. 
The coefficients are A == 1 and B-2 and both can be 
realized exactly without the introduc~ion of any error. 
Hence, the only errors are those due to the input quantiz-
ation error En. The En term represents the absolute errQr 
. introduced by the conversion process and so the error due 
to the summation of the x terms is the sum of the quantiz-
ation errors: -. 
x(N) == [x(t).+ En] + 2.0[x(t-l)':- En] , 
+ [x(t-2) + En] 
== x(I) + 4En' , (ii) 
where x(I) represents the error-free sum of the x terms and 
4 En the error term. 
This output is now scaled by the 0.0675, or G, coeff-
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icient:-
Now 
where 
xl N) -----I, [>>--_ ..... _- X (S) 
, G 
xeS) = x(N).G 
-G .. G + Eo 
So, substituting from (ii):-
xeS) III [xCI) + 4En][C +Eo] 
The result xeS) must however be truncated to sixteen-bits 
and so a further error ET must be added, which gives:-
A 
xeS) = x(s) + Es 
A A 
II: x(I).G + x(I).EG + 4En.G + 4EnEG + ET (iii) 
and so the error at this s,tage is:-
Now 
and 
A 
Es = xCI) .Eo + 4En.G + 4EnEO+ ET 
The error introduced by the y terms summation is:-
A 
yln-2) 
1---- yIN) 
y( n -1 ) 
yeN) .. xes') + y(c) + y(D) 
A 
y(c) = y(C) + Ec 
\ \ 
(iv) 
where y(C) represents the ideal y(C) value and Ec the error 
term. Similarly:-
/\ 
y(D) -= y(D) + ED 
The Ec and ED-terms comprise the error involved in the 
'definition of the coefficient and the absolute error in the 
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value of the output y(N), since the filter is recursive. If 
the absolute error present at the output is Ey ' then:-
y(C) = [y(C) + Ey1[c + Ee] 
/'\. /'\. A /'\. 
= y(C).~ + y(C).Be + By.C + EyEe 
and again, a quantization error must be added. Similarly:-
/'\. A /'\. A 
y(O) - y(O).O + y(D). ED + Ey.D + EyED + ET 
Substituting in equation (iv):-
/'\. 
y(N) - y(N) + By 
= [x(~) ~G + x(I).co + 4 En.C + 4EnEo + ET] 
+ [y(c).'2 + Y(C).E~ + Ey.e + EyEe+ ET1 
+ [y(o).n + y(O).Eo + Ey.n + EyEo+ oET] 
and so the total absolute error at the output is given by:-
r-
~y == (X(I).Eo + 4 En.-<;o + 4EnEo + °ET] 
+ [y(C). Ee + Ey.C + EyEC + £T] 
/'\. A. 
+ [y(D).Eo + Ey.D + EyED + ET ] 
which, ignoring the second-order terms:-
Ao A A /'\. 
Ey(l - C - D) - x(I),cG + 4cn.oG + y(C).cc 
A 
+ y(D).co + 3£T 
Substituting the corresponding ya1ues:-
A. 
C - 1.144 
/'\. 
o - -0.414 
A 
G - 0.0675 
and, for an eight-bit A-D converter the peak error is:-
En - 0.00391 ~ \ 
A 
and, setting x(t) - 1 and y(N) - 1:-
EC - 0.000003 
Eo -= 00.000014 
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EG .. 0.000056 
Er = 0.000122 
The 'digital word is split up as:-
15 o 
for the filter calculation and so the las~ four error values 
represent the absolute errors for a thirteen-bit represent-~ 
ation. 
Ey (1 - 1.144 + 0.414) - 4 X 0.000056 
+ 4xO.0039lxO.0675 
+ 1 X 0.000003 
+ 1 X 0.000014 
+ 3 xO.000122 
Ey(0.27) .. 0.001665 
• 
• • 
Ey " 0.001665, 
0.27 
.. 0.006167 
which is the absolute error in y. This error is made up of 
the error in~roduced by the filter and the ~rror present 
at the input due to the A-D conversion process. If the 
A-D error could be reduced to the theoretical limit of 
zero, then th~ remaining error would be due to the filter 
alone, and would be:-
i.e. 
Ef (0.27) - 0.001665 - 0.001058 
Ef = 0.000607 
0.27 
- 0.002248 
This is the peak error introduced into the signal by 
the filter and does not take account of any frequency effects 
(i.e. it is the pe~ error for zero frequency). It is possible 
that error-amplification can occur at particular frequencies, 
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although no serious problems have been encountered in this 
case (see Chap. 6). In order that the error at different 
frequencies may be calculated it is necessary to express 
the error in y in the form of a first-order approximation 
such as:-
~yn (z) - (Cz·'+ Dz·2 )~y + (~Cz·1 + aDz·2 )y 
, 
If z is replaced by e iwT , the above equation may be 
evaluated for various values o{w' and hence aYn (eiwT ) 
found. 
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